Loading...
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * (C) Copyright 2002-2004 Greg Kroah-Hartman <greg@kroah.com>
4 * (C) Copyright 2002-2004 IBM Corp.
5 * (C) Copyright 2003 Matthew Wilcox
6 * (C) Copyright 2003 Hewlett-Packard
7 * (C) Copyright 2004 Jon Smirl <jonsmirl@yahoo.com>
8 * (C) Copyright 2004 Silicon Graphics, Inc. Jesse Barnes <jbarnes@sgi.com>
9 *
10 * File attributes for PCI devices
11 *
12 * Modeled after usb's driverfs.c
13 */
14
15#include <linux/bitfield.h>
16#include <linux/kernel.h>
17#include <linux/sched.h>
18#include <linux/pci.h>
19#include <linux/stat.h>
20#include <linux/export.h>
21#include <linux/topology.h>
22#include <linux/mm.h>
23#include <linux/fs.h>
24#include <linux/capability.h>
25#include <linux/security.h>
26#include <linux/slab.h>
27#include <linux/vgaarb.h>
28#include <linux/pm_runtime.h>
29#include <linux/msi.h>
30#include <linux/of.h>
31#include <linux/aperture.h>
32#include "pci.h"
33
34#ifndef ARCH_PCI_DEV_GROUPS
35#define ARCH_PCI_DEV_GROUPS
36#endif
37
38static int sysfs_initialized; /* = 0 */
39
40/* show configuration fields */
41#define pci_config_attr(field, format_string) \
42static ssize_t \
43field##_show(struct device *dev, struct device_attribute *attr, char *buf) \
44{ \
45 struct pci_dev *pdev; \
46 \
47 pdev = to_pci_dev(dev); \
48 return sysfs_emit(buf, format_string, pdev->field); \
49} \
50static DEVICE_ATTR_RO(field)
51
52pci_config_attr(vendor, "0x%04x\n");
53pci_config_attr(device, "0x%04x\n");
54pci_config_attr(subsystem_vendor, "0x%04x\n");
55pci_config_attr(subsystem_device, "0x%04x\n");
56pci_config_attr(revision, "0x%02x\n");
57pci_config_attr(class, "0x%06x\n");
58
59static ssize_t irq_show(struct device *dev,
60 struct device_attribute *attr,
61 char *buf)
62{
63 struct pci_dev *pdev = to_pci_dev(dev);
64
65#ifdef CONFIG_PCI_MSI
66 /*
67 * For MSI, show the first MSI IRQ; for all other cases including
68 * MSI-X, show the legacy INTx IRQ.
69 */
70 if (pdev->msi_enabled)
71 return sysfs_emit(buf, "%u\n", pci_irq_vector(pdev, 0));
72#endif
73
74 return sysfs_emit(buf, "%u\n", pdev->irq);
75}
76static DEVICE_ATTR_RO(irq);
77
78static ssize_t broken_parity_status_show(struct device *dev,
79 struct device_attribute *attr,
80 char *buf)
81{
82 struct pci_dev *pdev = to_pci_dev(dev);
83 return sysfs_emit(buf, "%u\n", pdev->broken_parity_status);
84}
85
86static ssize_t broken_parity_status_store(struct device *dev,
87 struct device_attribute *attr,
88 const char *buf, size_t count)
89{
90 struct pci_dev *pdev = to_pci_dev(dev);
91 unsigned long val;
92
93 if (kstrtoul(buf, 0, &val) < 0)
94 return -EINVAL;
95
96 pdev->broken_parity_status = !!val;
97
98 return count;
99}
100static DEVICE_ATTR_RW(broken_parity_status);
101
102static ssize_t pci_dev_show_local_cpu(struct device *dev, bool list,
103 struct device_attribute *attr, char *buf)
104{
105 const struct cpumask *mask;
106
107#ifdef CONFIG_NUMA
108 if (dev_to_node(dev) == NUMA_NO_NODE)
109 mask = cpu_online_mask;
110 else
111 mask = cpumask_of_node(dev_to_node(dev));
112#else
113 mask = cpumask_of_pcibus(to_pci_dev(dev)->bus);
114#endif
115 return cpumap_print_to_pagebuf(list, buf, mask);
116}
117
118static ssize_t local_cpus_show(struct device *dev,
119 struct device_attribute *attr, char *buf)
120{
121 return pci_dev_show_local_cpu(dev, false, attr, buf);
122}
123static DEVICE_ATTR_RO(local_cpus);
124
125static ssize_t local_cpulist_show(struct device *dev,
126 struct device_attribute *attr, char *buf)
127{
128 return pci_dev_show_local_cpu(dev, true, attr, buf);
129}
130static DEVICE_ATTR_RO(local_cpulist);
131
132/*
133 * PCI Bus Class Devices
134 */
135static ssize_t cpuaffinity_show(struct device *dev,
136 struct device_attribute *attr, char *buf)
137{
138 const struct cpumask *cpumask = cpumask_of_pcibus(to_pci_bus(dev));
139
140 return cpumap_print_to_pagebuf(false, buf, cpumask);
141}
142static DEVICE_ATTR_RO(cpuaffinity);
143
144static ssize_t cpulistaffinity_show(struct device *dev,
145 struct device_attribute *attr, char *buf)
146{
147 const struct cpumask *cpumask = cpumask_of_pcibus(to_pci_bus(dev));
148
149 return cpumap_print_to_pagebuf(true, buf, cpumask);
150}
151static DEVICE_ATTR_RO(cpulistaffinity);
152
153static ssize_t power_state_show(struct device *dev,
154 struct device_attribute *attr, char *buf)
155{
156 struct pci_dev *pdev = to_pci_dev(dev);
157
158 return sysfs_emit(buf, "%s\n", pci_power_name(pdev->current_state));
159}
160static DEVICE_ATTR_RO(power_state);
161
162/* show resources */
163static ssize_t resource_show(struct device *dev, struct device_attribute *attr,
164 char *buf)
165{
166 struct pci_dev *pci_dev = to_pci_dev(dev);
167 int i;
168 int max;
169 resource_size_t start, end;
170 size_t len = 0;
171
172 if (pci_dev->subordinate)
173 max = DEVICE_COUNT_RESOURCE;
174 else
175 max = PCI_BRIDGE_RESOURCES;
176
177 for (i = 0; i < max; i++) {
178 struct resource *res = &pci_dev->resource[i];
179 pci_resource_to_user(pci_dev, i, res, &start, &end);
180 len += sysfs_emit_at(buf, len, "0x%016llx 0x%016llx 0x%016llx\n",
181 (unsigned long long)start,
182 (unsigned long long)end,
183 (unsigned long long)res->flags);
184 }
185 return len;
186}
187static DEVICE_ATTR_RO(resource);
188
189static ssize_t max_link_speed_show(struct device *dev,
190 struct device_attribute *attr, char *buf)
191{
192 struct pci_dev *pdev = to_pci_dev(dev);
193
194 return sysfs_emit(buf, "%s\n",
195 pci_speed_string(pcie_get_speed_cap(pdev)));
196}
197static DEVICE_ATTR_RO(max_link_speed);
198
199static ssize_t max_link_width_show(struct device *dev,
200 struct device_attribute *attr, char *buf)
201{
202 struct pci_dev *pdev = to_pci_dev(dev);
203
204 return sysfs_emit(buf, "%u\n", pcie_get_width_cap(pdev));
205}
206static DEVICE_ATTR_RO(max_link_width);
207
208static ssize_t current_link_speed_show(struct device *dev,
209 struct device_attribute *attr, char *buf)
210{
211 struct pci_dev *pci_dev = to_pci_dev(dev);
212 u16 linkstat;
213 int err;
214 enum pci_bus_speed speed;
215
216 err = pcie_capability_read_word(pci_dev, PCI_EXP_LNKSTA, &linkstat);
217 if (err)
218 return -EINVAL;
219
220 speed = pcie_link_speed[linkstat & PCI_EXP_LNKSTA_CLS];
221
222 return sysfs_emit(buf, "%s\n", pci_speed_string(speed));
223}
224static DEVICE_ATTR_RO(current_link_speed);
225
226static ssize_t current_link_width_show(struct device *dev,
227 struct device_attribute *attr, char *buf)
228{
229 struct pci_dev *pci_dev = to_pci_dev(dev);
230 u16 linkstat;
231 int err;
232
233 err = pcie_capability_read_word(pci_dev, PCI_EXP_LNKSTA, &linkstat);
234 if (err)
235 return -EINVAL;
236
237 return sysfs_emit(buf, "%u\n", FIELD_GET(PCI_EXP_LNKSTA_NLW, linkstat));
238}
239static DEVICE_ATTR_RO(current_link_width);
240
241static ssize_t secondary_bus_number_show(struct device *dev,
242 struct device_attribute *attr,
243 char *buf)
244{
245 struct pci_dev *pci_dev = to_pci_dev(dev);
246 u8 sec_bus;
247 int err;
248
249 err = pci_read_config_byte(pci_dev, PCI_SECONDARY_BUS, &sec_bus);
250 if (err)
251 return -EINVAL;
252
253 return sysfs_emit(buf, "%u\n", sec_bus);
254}
255static DEVICE_ATTR_RO(secondary_bus_number);
256
257static ssize_t subordinate_bus_number_show(struct device *dev,
258 struct device_attribute *attr,
259 char *buf)
260{
261 struct pci_dev *pci_dev = to_pci_dev(dev);
262 u8 sub_bus;
263 int err;
264
265 err = pci_read_config_byte(pci_dev, PCI_SUBORDINATE_BUS, &sub_bus);
266 if (err)
267 return -EINVAL;
268
269 return sysfs_emit(buf, "%u\n", sub_bus);
270}
271static DEVICE_ATTR_RO(subordinate_bus_number);
272
273static ssize_t ari_enabled_show(struct device *dev,
274 struct device_attribute *attr,
275 char *buf)
276{
277 struct pci_dev *pci_dev = to_pci_dev(dev);
278
279 return sysfs_emit(buf, "%u\n", pci_ari_enabled(pci_dev->bus));
280}
281static DEVICE_ATTR_RO(ari_enabled);
282
283static ssize_t modalias_show(struct device *dev, struct device_attribute *attr,
284 char *buf)
285{
286 struct pci_dev *pci_dev = to_pci_dev(dev);
287
288 return sysfs_emit(buf, "pci:v%08Xd%08Xsv%08Xsd%08Xbc%02Xsc%02Xi%02X\n",
289 pci_dev->vendor, pci_dev->device,
290 pci_dev->subsystem_vendor, pci_dev->subsystem_device,
291 (u8)(pci_dev->class >> 16), (u8)(pci_dev->class >> 8),
292 (u8)(pci_dev->class));
293}
294static DEVICE_ATTR_RO(modalias);
295
296static ssize_t enable_store(struct device *dev, struct device_attribute *attr,
297 const char *buf, size_t count)
298{
299 struct pci_dev *pdev = to_pci_dev(dev);
300 unsigned long val;
301 ssize_t result = 0;
302
303 /* this can crash the machine when done on the "wrong" device */
304 if (!capable(CAP_SYS_ADMIN))
305 return -EPERM;
306
307 if (kstrtoul(buf, 0, &val) < 0)
308 return -EINVAL;
309
310 device_lock(dev);
311 if (dev->driver)
312 result = -EBUSY;
313 else if (val)
314 result = pci_enable_device(pdev);
315 else if (pci_is_enabled(pdev))
316 pci_disable_device(pdev);
317 else
318 result = -EIO;
319 device_unlock(dev);
320
321 return result < 0 ? result : count;
322}
323
324static ssize_t enable_show(struct device *dev, struct device_attribute *attr,
325 char *buf)
326{
327 struct pci_dev *pdev;
328
329 pdev = to_pci_dev(dev);
330 return sysfs_emit(buf, "%u\n", atomic_read(&pdev->enable_cnt));
331}
332static DEVICE_ATTR_RW(enable);
333
334#ifdef CONFIG_NUMA
335static ssize_t numa_node_store(struct device *dev,
336 struct device_attribute *attr, const char *buf,
337 size_t count)
338{
339 struct pci_dev *pdev = to_pci_dev(dev);
340 int node;
341
342 if (!capable(CAP_SYS_ADMIN))
343 return -EPERM;
344
345 if (kstrtoint(buf, 0, &node) < 0)
346 return -EINVAL;
347
348 if ((node < 0 && node != NUMA_NO_NODE) || node >= MAX_NUMNODES)
349 return -EINVAL;
350
351 if (node != NUMA_NO_NODE && !node_online(node))
352 return -EINVAL;
353
354 add_taint(TAINT_FIRMWARE_WORKAROUND, LOCKDEP_STILL_OK);
355 pci_alert(pdev, FW_BUG "Overriding NUMA node to %d. Contact your vendor for updates.",
356 node);
357
358 dev->numa_node = node;
359 return count;
360}
361
362static ssize_t numa_node_show(struct device *dev, struct device_attribute *attr,
363 char *buf)
364{
365 return sysfs_emit(buf, "%d\n", dev->numa_node);
366}
367static DEVICE_ATTR_RW(numa_node);
368#endif
369
370static ssize_t dma_mask_bits_show(struct device *dev,
371 struct device_attribute *attr, char *buf)
372{
373 struct pci_dev *pdev = to_pci_dev(dev);
374
375 return sysfs_emit(buf, "%d\n", fls64(pdev->dma_mask));
376}
377static DEVICE_ATTR_RO(dma_mask_bits);
378
379static ssize_t consistent_dma_mask_bits_show(struct device *dev,
380 struct device_attribute *attr,
381 char *buf)
382{
383 return sysfs_emit(buf, "%d\n", fls64(dev->coherent_dma_mask));
384}
385static DEVICE_ATTR_RO(consistent_dma_mask_bits);
386
387static ssize_t msi_bus_show(struct device *dev, struct device_attribute *attr,
388 char *buf)
389{
390 struct pci_dev *pdev = to_pci_dev(dev);
391 struct pci_bus *subordinate = pdev->subordinate;
392
393 return sysfs_emit(buf, "%u\n", subordinate ?
394 !(subordinate->bus_flags & PCI_BUS_FLAGS_NO_MSI)
395 : !pdev->no_msi);
396}
397
398static ssize_t msi_bus_store(struct device *dev, struct device_attribute *attr,
399 const char *buf, size_t count)
400{
401 struct pci_dev *pdev = to_pci_dev(dev);
402 struct pci_bus *subordinate = pdev->subordinate;
403 unsigned long val;
404
405 if (!capable(CAP_SYS_ADMIN))
406 return -EPERM;
407
408 if (kstrtoul(buf, 0, &val) < 0)
409 return -EINVAL;
410
411 /*
412 * "no_msi" and "bus_flags" only affect what happens when a driver
413 * requests MSI or MSI-X. They don't affect any drivers that have
414 * already requested MSI or MSI-X.
415 */
416 if (!subordinate) {
417 pdev->no_msi = !val;
418 pci_info(pdev, "MSI/MSI-X %s for future drivers\n",
419 val ? "allowed" : "disallowed");
420 return count;
421 }
422
423 if (val)
424 subordinate->bus_flags &= ~PCI_BUS_FLAGS_NO_MSI;
425 else
426 subordinate->bus_flags |= PCI_BUS_FLAGS_NO_MSI;
427
428 dev_info(&subordinate->dev, "MSI/MSI-X %s for future drivers of devices on this bus\n",
429 val ? "allowed" : "disallowed");
430 return count;
431}
432static DEVICE_ATTR_RW(msi_bus);
433
434static ssize_t rescan_store(const struct bus_type *bus, const char *buf, size_t count)
435{
436 unsigned long val;
437 struct pci_bus *b = NULL;
438
439 if (kstrtoul(buf, 0, &val) < 0)
440 return -EINVAL;
441
442 if (val) {
443 pci_lock_rescan_remove();
444 while ((b = pci_find_next_bus(b)) != NULL)
445 pci_rescan_bus(b);
446 pci_unlock_rescan_remove();
447 }
448 return count;
449}
450static BUS_ATTR_WO(rescan);
451
452static struct attribute *pci_bus_attrs[] = {
453 &bus_attr_rescan.attr,
454 NULL,
455};
456
457static const struct attribute_group pci_bus_group = {
458 .attrs = pci_bus_attrs,
459};
460
461const struct attribute_group *pci_bus_groups[] = {
462 &pci_bus_group,
463 NULL,
464};
465
466static ssize_t dev_rescan_store(struct device *dev,
467 struct device_attribute *attr, const char *buf,
468 size_t count)
469{
470 unsigned long val;
471 struct pci_dev *pdev = to_pci_dev(dev);
472
473 if (kstrtoul(buf, 0, &val) < 0)
474 return -EINVAL;
475
476 if (val) {
477 pci_lock_rescan_remove();
478 pci_rescan_bus(pdev->bus);
479 pci_unlock_rescan_remove();
480 }
481 return count;
482}
483static struct device_attribute dev_attr_dev_rescan = __ATTR(rescan, 0200, NULL,
484 dev_rescan_store);
485
486static ssize_t remove_store(struct device *dev, struct device_attribute *attr,
487 const char *buf, size_t count)
488{
489 unsigned long val;
490
491 if (kstrtoul(buf, 0, &val) < 0)
492 return -EINVAL;
493
494 if (val && device_remove_file_self(dev, attr))
495 pci_stop_and_remove_bus_device_locked(to_pci_dev(dev));
496 return count;
497}
498static DEVICE_ATTR_IGNORE_LOCKDEP(remove, 0220, NULL,
499 remove_store);
500
501static ssize_t bus_rescan_store(struct device *dev,
502 struct device_attribute *attr,
503 const char *buf, size_t count)
504{
505 unsigned long val;
506 struct pci_bus *bus = to_pci_bus(dev);
507
508 if (kstrtoul(buf, 0, &val) < 0)
509 return -EINVAL;
510
511 if (val) {
512 pci_lock_rescan_remove();
513 if (!pci_is_root_bus(bus) && list_empty(&bus->devices))
514 pci_rescan_bus_bridge_resize(bus->self);
515 else
516 pci_rescan_bus(bus);
517 pci_unlock_rescan_remove();
518 }
519 return count;
520}
521static struct device_attribute dev_attr_bus_rescan = __ATTR(rescan, 0200, NULL,
522 bus_rescan_store);
523
524static ssize_t reset_subordinate_store(struct device *dev,
525 struct device_attribute *attr,
526 const char *buf, size_t count)
527{
528 struct pci_dev *pdev = to_pci_dev(dev);
529 struct pci_bus *bus = pdev->subordinate;
530 unsigned long val;
531
532 if (!capable(CAP_SYS_ADMIN))
533 return -EPERM;
534
535 if (kstrtoul(buf, 0, &val) < 0)
536 return -EINVAL;
537
538 if (val) {
539 int ret = __pci_reset_bus(bus);
540
541 if (ret)
542 return ret;
543 }
544
545 return count;
546}
547static DEVICE_ATTR_WO(reset_subordinate);
548
549#if defined(CONFIG_PM) && defined(CONFIG_ACPI)
550static ssize_t d3cold_allowed_store(struct device *dev,
551 struct device_attribute *attr,
552 const char *buf, size_t count)
553{
554 struct pci_dev *pdev = to_pci_dev(dev);
555 unsigned long val;
556
557 if (kstrtoul(buf, 0, &val) < 0)
558 return -EINVAL;
559
560 pdev->d3cold_allowed = !!val;
561 pci_bridge_d3_update(pdev);
562
563 pm_runtime_resume(dev);
564
565 return count;
566}
567
568static ssize_t d3cold_allowed_show(struct device *dev,
569 struct device_attribute *attr, char *buf)
570{
571 struct pci_dev *pdev = to_pci_dev(dev);
572 return sysfs_emit(buf, "%u\n", pdev->d3cold_allowed);
573}
574static DEVICE_ATTR_RW(d3cold_allowed);
575#endif
576
577#ifdef CONFIG_OF
578static ssize_t devspec_show(struct device *dev,
579 struct device_attribute *attr, char *buf)
580{
581 struct pci_dev *pdev = to_pci_dev(dev);
582 struct device_node *np = pci_device_to_OF_node(pdev);
583
584 if (np == NULL)
585 return 0;
586 return sysfs_emit(buf, "%pOF\n", np);
587}
588static DEVICE_ATTR_RO(devspec);
589#endif
590
591static ssize_t driver_override_store(struct device *dev,
592 struct device_attribute *attr,
593 const char *buf, size_t count)
594{
595 struct pci_dev *pdev = to_pci_dev(dev);
596 int ret;
597
598 ret = driver_set_override(dev, &pdev->driver_override, buf, count);
599 if (ret)
600 return ret;
601
602 return count;
603}
604
605static ssize_t driver_override_show(struct device *dev,
606 struct device_attribute *attr, char *buf)
607{
608 struct pci_dev *pdev = to_pci_dev(dev);
609 ssize_t len;
610
611 device_lock(dev);
612 len = sysfs_emit(buf, "%s\n", pdev->driver_override);
613 device_unlock(dev);
614 return len;
615}
616static DEVICE_ATTR_RW(driver_override);
617
618static struct attribute *pci_dev_attrs[] = {
619 &dev_attr_power_state.attr,
620 &dev_attr_resource.attr,
621 &dev_attr_vendor.attr,
622 &dev_attr_device.attr,
623 &dev_attr_subsystem_vendor.attr,
624 &dev_attr_subsystem_device.attr,
625 &dev_attr_revision.attr,
626 &dev_attr_class.attr,
627 &dev_attr_irq.attr,
628 &dev_attr_local_cpus.attr,
629 &dev_attr_local_cpulist.attr,
630 &dev_attr_modalias.attr,
631#ifdef CONFIG_NUMA
632 &dev_attr_numa_node.attr,
633#endif
634 &dev_attr_dma_mask_bits.attr,
635 &dev_attr_consistent_dma_mask_bits.attr,
636 &dev_attr_enable.attr,
637 &dev_attr_broken_parity_status.attr,
638 &dev_attr_msi_bus.attr,
639#if defined(CONFIG_PM) && defined(CONFIG_ACPI)
640 &dev_attr_d3cold_allowed.attr,
641#endif
642#ifdef CONFIG_OF
643 &dev_attr_devspec.attr,
644#endif
645 &dev_attr_driver_override.attr,
646 &dev_attr_ari_enabled.attr,
647 NULL,
648};
649
650static struct attribute *pci_bridge_attrs[] = {
651 &dev_attr_subordinate_bus_number.attr,
652 &dev_attr_secondary_bus_number.attr,
653 &dev_attr_reset_subordinate.attr,
654 NULL,
655};
656
657static struct attribute *pcie_dev_attrs[] = {
658 &dev_attr_current_link_speed.attr,
659 &dev_attr_current_link_width.attr,
660 &dev_attr_max_link_width.attr,
661 &dev_attr_max_link_speed.attr,
662 NULL,
663};
664
665static struct attribute *pcibus_attrs[] = {
666 &dev_attr_bus_rescan.attr,
667 &dev_attr_cpuaffinity.attr,
668 &dev_attr_cpulistaffinity.attr,
669 NULL,
670};
671
672static const struct attribute_group pcibus_group = {
673 .attrs = pcibus_attrs,
674};
675
676const struct attribute_group *pcibus_groups[] = {
677 &pcibus_group,
678 NULL,
679};
680
681static ssize_t boot_vga_show(struct device *dev, struct device_attribute *attr,
682 char *buf)
683{
684 struct pci_dev *pdev = to_pci_dev(dev);
685 struct pci_dev *vga_dev = vga_default_device();
686
687 if (vga_dev)
688 return sysfs_emit(buf, "%u\n", (pdev == vga_dev));
689
690 return sysfs_emit(buf, "%u\n",
691 !!(pdev->resource[PCI_ROM_RESOURCE].flags &
692 IORESOURCE_ROM_SHADOW));
693}
694static DEVICE_ATTR_RO(boot_vga);
695
696static ssize_t pci_read_config(struct file *filp, struct kobject *kobj,
697 struct bin_attribute *bin_attr, char *buf,
698 loff_t off, size_t count)
699{
700 struct pci_dev *dev = to_pci_dev(kobj_to_dev(kobj));
701 unsigned int size = 64;
702 loff_t init_off = off;
703 u8 *data = (u8 *) buf;
704
705 /* Several chips lock up trying to read undefined config space */
706 if (file_ns_capable(filp, &init_user_ns, CAP_SYS_ADMIN))
707 size = dev->cfg_size;
708 else if (dev->hdr_type == PCI_HEADER_TYPE_CARDBUS)
709 size = 128;
710
711 if (off > size)
712 return 0;
713 if (off + count > size) {
714 size -= off;
715 count = size;
716 } else {
717 size = count;
718 }
719
720 pci_config_pm_runtime_get(dev);
721
722 if ((off & 1) && size) {
723 u8 val;
724 pci_user_read_config_byte(dev, off, &val);
725 data[off - init_off] = val;
726 off++;
727 size--;
728 }
729
730 if ((off & 3) && size > 2) {
731 u16 val;
732 pci_user_read_config_word(dev, off, &val);
733 data[off - init_off] = val & 0xff;
734 data[off - init_off + 1] = (val >> 8) & 0xff;
735 off += 2;
736 size -= 2;
737 }
738
739 while (size > 3) {
740 u32 val;
741 pci_user_read_config_dword(dev, off, &val);
742 data[off - init_off] = val & 0xff;
743 data[off - init_off + 1] = (val >> 8) & 0xff;
744 data[off - init_off + 2] = (val >> 16) & 0xff;
745 data[off - init_off + 3] = (val >> 24) & 0xff;
746 off += 4;
747 size -= 4;
748 cond_resched();
749 }
750
751 if (size >= 2) {
752 u16 val;
753 pci_user_read_config_word(dev, off, &val);
754 data[off - init_off] = val & 0xff;
755 data[off - init_off + 1] = (val >> 8) & 0xff;
756 off += 2;
757 size -= 2;
758 }
759
760 if (size > 0) {
761 u8 val;
762 pci_user_read_config_byte(dev, off, &val);
763 data[off - init_off] = val;
764 }
765
766 pci_config_pm_runtime_put(dev);
767
768 return count;
769}
770
771static ssize_t pci_write_config(struct file *filp, struct kobject *kobj,
772 struct bin_attribute *bin_attr, char *buf,
773 loff_t off, size_t count)
774{
775 struct pci_dev *dev = to_pci_dev(kobj_to_dev(kobj));
776 unsigned int size = count;
777 loff_t init_off = off;
778 u8 *data = (u8 *) buf;
779 int ret;
780
781 ret = security_locked_down(LOCKDOWN_PCI_ACCESS);
782 if (ret)
783 return ret;
784
785 if (resource_is_exclusive(&dev->driver_exclusive_resource, off,
786 count)) {
787 pci_warn_once(dev, "%s: Unexpected write to kernel-exclusive config offset %llx",
788 current->comm, off);
789 add_taint(TAINT_USER, LOCKDEP_STILL_OK);
790 }
791
792 if (off > dev->cfg_size)
793 return 0;
794 if (off + count > dev->cfg_size) {
795 size = dev->cfg_size - off;
796 count = size;
797 }
798
799 pci_config_pm_runtime_get(dev);
800
801 if ((off & 1) && size) {
802 pci_user_write_config_byte(dev, off, data[off - init_off]);
803 off++;
804 size--;
805 }
806
807 if ((off & 3) && size > 2) {
808 u16 val = data[off - init_off];
809 val |= (u16) data[off - init_off + 1] << 8;
810 pci_user_write_config_word(dev, off, val);
811 off += 2;
812 size -= 2;
813 }
814
815 while (size > 3) {
816 u32 val = data[off - init_off];
817 val |= (u32) data[off - init_off + 1] << 8;
818 val |= (u32) data[off - init_off + 2] << 16;
819 val |= (u32) data[off - init_off + 3] << 24;
820 pci_user_write_config_dword(dev, off, val);
821 off += 4;
822 size -= 4;
823 }
824
825 if (size >= 2) {
826 u16 val = data[off - init_off];
827 val |= (u16) data[off - init_off + 1] << 8;
828 pci_user_write_config_word(dev, off, val);
829 off += 2;
830 size -= 2;
831 }
832
833 if (size)
834 pci_user_write_config_byte(dev, off, data[off - init_off]);
835
836 pci_config_pm_runtime_put(dev);
837
838 return count;
839}
840static BIN_ATTR(config, 0644, pci_read_config, pci_write_config, 0);
841
842static struct bin_attribute *pci_dev_config_attrs[] = {
843 &bin_attr_config,
844 NULL,
845};
846
847static size_t pci_dev_config_attr_bin_size(struct kobject *kobj,
848 const struct bin_attribute *a,
849 int n)
850{
851 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
852
853 if (pdev->cfg_size > PCI_CFG_SPACE_SIZE)
854 return PCI_CFG_SPACE_EXP_SIZE;
855 return PCI_CFG_SPACE_SIZE;
856}
857
858static const struct attribute_group pci_dev_config_attr_group = {
859 .bin_attrs = pci_dev_config_attrs,
860 .bin_size = pci_dev_config_attr_bin_size,
861};
862
863/*
864 * llseek operation for mmappable PCI resources.
865 * May be left unused if the arch doesn't provide them.
866 */
867static __maybe_unused loff_t
868pci_llseek_resource(struct file *filep,
869 struct kobject *kobj __always_unused,
870 const struct bin_attribute *attr,
871 loff_t offset, int whence)
872{
873 return fixed_size_llseek(filep, offset, whence, attr->size);
874}
875
876#ifdef HAVE_PCI_LEGACY
877/**
878 * pci_read_legacy_io - read byte(s) from legacy I/O port space
879 * @filp: open sysfs file
880 * @kobj: kobject corresponding to file to read from
881 * @bin_attr: struct bin_attribute for this file
882 * @buf: buffer to store results
883 * @off: offset into legacy I/O port space
884 * @count: number of bytes to read
885 *
886 * Reads 1, 2, or 4 bytes from legacy I/O port space using an arch specific
887 * callback routine (pci_legacy_read).
888 */
889static ssize_t pci_read_legacy_io(struct file *filp, struct kobject *kobj,
890 struct bin_attribute *bin_attr, char *buf,
891 loff_t off, size_t count)
892{
893 struct pci_bus *bus = to_pci_bus(kobj_to_dev(kobj));
894
895 /* Only support 1, 2 or 4 byte accesses */
896 if (count != 1 && count != 2 && count != 4)
897 return -EINVAL;
898
899 return pci_legacy_read(bus, off, (u32 *)buf, count);
900}
901
902/**
903 * pci_write_legacy_io - write byte(s) to legacy I/O port space
904 * @filp: open sysfs file
905 * @kobj: kobject corresponding to file to read from
906 * @bin_attr: struct bin_attribute for this file
907 * @buf: buffer containing value to be written
908 * @off: offset into legacy I/O port space
909 * @count: number of bytes to write
910 *
911 * Writes 1, 2, or 4 bytes from legacy I/O port space using an arch specific
912 * callback routine (pci_legacy_write).
913 */
914static ssize_t pci_write_legacy_io(struct file *filp, struct kobject *kobj,
915 struct bin_attribute *bin_attr, char *buf,
916 loff_t off, size_t count)
917{
918 struct pci_bus *bus = to_pci_bus(kobj_to_dev(kobj));
919
920 /* Only support 1, 2 or 4 byte accesses */
921 if (count != 1 && count != 2 && count != 4)
922 return -EINVAL;
923
924 return pci_legacy_write(bus, off, *(u32 *)buf, count);
925}
926
927/**
928 * pci_mmap_legacy_mem - map legacy PCI memory into user memory space
929 * @filp: open sysfs file
930 * @kobj: kobject corresponding to device to be mapped
931 * @attr: struct bin_attribute for this file
932 * @vma: struct vm_area_struct passed to mmap
933 *
934 * Uses an arch specific callback, pci_mmap_legacy_mem_page_range, to mmap
935 * legacy memory space (first meg of bus space) into application virtual
936 * memory space.
937 */
938static int pci_mmap_legacy_mem(struct file *filp, struct kobject *kobj,
939 const struct bin_attribute *attr,
940 struct vm_area_struct *vma)
941{
942 struct pci_bus *bus = to_pci_bus(kobj_to_dev(kobj));
943
944 return pci_mmap_legacy_page_range(bus, vma, pci_mmap_mem);
945}
946
947/**
948 * pci_mmap_legacy_io - map legacy PCI IO into user memory space
949 * @filp: open sysfs file
950 * @kobj: kobject corresponding to device to be mapped
951 * @attr: struct bin_attribute for this file
952 * @vma: struct vm_area_struct passed to mmap
953 *
954 * Uses an arch specific callback, pci_mmap_legacy_io_page_range, to mmap
955 * legacy IO space (first meg of bus space) into application virtual
956 * memory space. Returns -ENOSYS if the operation isn't supported
957 */
958static int pci_mmap_legacy_io(struct file *filp, struct kobject *kobj,
959 const struct bin_attribute *attr,
960 struct vm_area_struct *vma)
961{
962 struct pci_bus *bus = to_pci_bus(kobj_to_dev(kobj));
963
964 return pci_mmap_legacy_page_range(bus, vma, pci_mmap_io);
965}
966
967/**
968 * pci_adjust_legacy_attr - adjustment of legacy file attributes
969 * @b: bus to create files under
970 * @mmap_type: I/O port or memory
971 *
972 * Stub implementation. Can be overridden by arch if necessary.
973 */
974void __weak pci_adjust_legacy_attr(struct pci_bus *b,
975 enum pci_mmap_state mmap_type)
976{
977}
978
979/**
980 * pci_create_legacy_files - create legacy I/O port and memory files
981 * @b: bus to create files under
982 *
983 * Some platforms allow access to legacy I/O port and ISA memory space on
984 * a per-bus basis. This routine creates the files and ties them into
985 * their associated read, write and mmap files from pci-sysfs.c
986 *
987 * On error unwind, but don't propagate the error to the caller
988 * as it is ok to set up the PCI bus without these files.
989 */
990void pci_create_legacy_files(struct pci_bus *b)
991{
992 int error;
993
994 if (!sysfs_initialized)
995 return;
996
997 b->legacy_io = kcalloc(2, sizeof(struct bin_attribute),
998 GFP_ATOMIC);
999 if (!b->legacy_io)
1000 goto kzalloc_err;
1001
1002 sysfs_bin_attr_init(b->legacy_io);
1003 b->legacy_io->attr.name = "legacy_io";
1004 b->legacy_io->size = 0xffff;
1005 b->legacy_io->attr.mode = 0600;
1006 b->legacy_io->read = pci_read_legacy_io;
1007 b->legacy_io->write = pci_write_legacy_io;
1008 /* See pci_create_attr() for motivation */
1009 b->legacy_io->llseek = pci_llseek_resource;
1010 b->legacy_io->mmap = pci_mmap_legacy_io;
1011 b->legacy_io->f_mapping = iomem_get_mapping;
1012 pci_adjust_legacy_attr(b, pci_mmap_io);
1013 error = device_create_bin_file(&b->dev, b->legacy_io);
1014 if (error)
1015 goto legacy_io_err;
1016
1017 /* Allocated above after the legacy_io struct */
1018 b->legacy_mem = b->legacy_io + 1;
1019 sysfs_bin_attr_init(b->legacy_mem);
1020 b->legacy_mem->attr.name = "legacy_mem";
1021 b->legacy_mem->size = 1024*1024;
1022 b->legacy_mem->attr.mode = 0600;
1023 b->legacy_mem->mmap = pci_mmap_legacy_mem;
1024 /* See pci_create_attr() for motivation */
1025 b->legacy_mem->llseek = pci_llseek_resource;
1026 b->legacy_mem->f_mapping = iomem_get_mapping;
1027 pci_adjust_legacy_attr(b, pci_mmap_mem);
1028 error = device_create_bin_file(&b->dev, b->legacy_mem);
1029 if (error)
1030 goto legacy_mem_err;
1031
1032 return;
1033
1034legacy_mem_err:
1035 device_remove_bin_file(&b->dev, b->legacy_io);
1036legacy_io_err:
1037 kfree(b->legacy_io);
1038 b->legacy_io = NULL;
1039kzalloc_err:
1040 dev_warn(&b->dev, "could not create legacy I/O port and ISA memory resources in sysfs\n");
1041}
1042
1043void pci_remove_legacy_files(struct pci_bus *b)
1044{
1045 if (b->legacy_io) {
1046 device_remove_bin_file(&b->dev, b->legacy_io);
1047 device_remove_bin_file(&b->dev, b->legacy_mem);
1048 kfree(b->legacy_io); /* both are allocated here */
1049 }
1050}
1051#endif /* HAVE_PCI_LEGACY */
1052
1053#if defined(HAVE_PCI_MMAP) || defined(ARCH_GENERIC_PCI_MMAP_RESOURCE)
1054/**
1055 * pci_mmap_resource - map a PCI resource into user memory space
1056 * @kobj: kobject for mapping
1057 * @attr: struct bin_attribute for the file being mapped
1058 * @vma: struct vm_area_struct passed into the mmap
1059 * @write_combine: 1 for write_combine mapping
1060 *
1061 * Use the regular PCI mapping routines to map a PCI resource into userspace.
1062 */
1063static int pci_mmap_resource(struct kobject *kobj, const struct bin_attribute *attr,
1064 struct vm_area_struct *vma, int write_combine)
1065{
1066 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1067 int bar = (unsigned long)attr->private;
1068 enum pci_mmap_state mmap_type;
1069 struct resource *res = &pdev->resource[bar];
1070 int ret;
1071
1072 ret = security_locked_down(LOCKDOWN_PCI_ACCESS);
1073 if (ret)
1074 return ret;
1075
1076 if (res->flags & IORESOURCE_MEM && iomem_is_exclusive(res->start))
1077 return -EINVAL;
1078
1079 if (!pci_mmap_fits(pdev, bar, vma, PCI_MMAP_SYSFS))
1080 return -EINVAL;
1081
1082 mmap_type = res->flags & IORESOURCE_MEM ? pci_mmap_mem : pci_mmap_io;
1083
1084 return pci_mmap_resource_range(pdev, bar, vma, mmap_type, write_combine);
1085}
1086
1087static int pci_mmap_resource_uc(struct file *filp, struct kobject *kobj,
1088 const struct bin_attribute *attr,
1089 struct vm_area_struct *vma)
1090{
1091 return pci_mmap_resource(kobj, attr, vma, 0);
1092}
1093
1094static int pci_mmap_resource_wc(struct file *filp, struct kobject *kobj,
1095 const struct bin_attribute *attr,
1096 struct vm_area_struct *vma)
1097{
1098 return pci_mmap_resource(kobj, attr, vma, 1);
1099}
1100
1101static ssize_t pci_resource_io(struct file *filp, struct kobject *kobj,
1102 struct bin_attribute *attr, char *buf,
1103 loff_t off, size_t count, bool write)
1104{
1105#ifdef CONFIG_HAS_IOPORT
1106 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1107 int bar = (unsigned long)attr->private;
1108 unsigned long port = off;
1109
1110 port += pci_resource_start(pdev, bar);
1111
1112 if (port > pci_resource_end(pdev, bar))
1113 return 0;
1114
1115 if (port + count - 1 > pci_resource_end(pdev, bar))
1116 return -EINVAL;
1117
1118 switch (count) {
1119 case 1:
1120 if (write)
1121 outb(*(u8 *)buf, port);
1122 else
1123 *(u8 *)buf = inb(port);
1124 return 1;
1125 case 2:
1126 if (write)
1127 outw(*(u16 *)buf, port);
1128 else
1129 *(u16 *)buf = inw(port);
1130 return 2;
1131 case 4:
1132 if (write)
1133 outl(*(u32 *)buf, port);
1134 else
1135 *(u32 *)buf = inl(port);
1136 return 4;
1137 }
1138 return -EINVAL;
1139#else
1140 return -ENXIO;
1141#endif
1142}
1143
1144static ssize_t pci_read_resource_io(struct file *filp, struct kobject *kobj,
1145 struct bin_attribute *attr, char *buf,
1146 loff_t off, size_t count)
1147{
1148 return pci_resource_io(filp, kobj, attr, buf, off, count, false);
1149}
1150
1151static ssize_t pci_write_resource_io(struct file *filp, struct kobject *kobj,
1152 struct bin_attribute *attr, char *buf,
1153 loff_t off, size_t count)
1154{
1155 int ret;
1156
1157 ret = security_locked_down(LOCKDOWN_PCI_ACCESS);
1158 if (ret)
1159 return ret;
1160
1161 return pci_resource_io(filp, kobj, attr, buf, off, count, true);
1162}
1163
1164/**
1165 * pci_remove_resource_files - cleanup resource files
1166 * @pdev: dev to cleanup
1167 *
1168 * If we created resource files for @pdev, remove them from sysfs and
1169 * free their resources.
1170 */
1171static void pci_remove_resource_files(struct pci_dev *pdev)
1172{
1173 int i;
1174
1175 for (i = 0; i < PCI_STD_NUM_BARS; i++) {
1176 struct bin_attribute *res_attr;
1177
1178 res_attr = pdev->res_attr[i];
1179 if (res_attr) {
1180 sysfs_remove_bin_file(&pdev->dev.kobj, res_attr);
1181 kfree(res_attr);
1182 }
1183
1184 res_attr = pdev->res_attr_wc[i];
1185 if (res_attr) {
1186 sysfs_remove_bin_file(&pdev->dev.kobj, res_attr);
1187 kfree(res_attr);
1188 }
1189 }
1190}
1191
1192static int pci_create_attr(struct pci_dev *pdev, int num, int write_combine)
1193{
1194 /* allocate attribute structure, piggyback attribute name */
1195 int name_len = write_combine ? 13 : 10;
1196 struct bin_attribute *res_attr;
1197 char *res_attr_name;
1198 int retval;
1199
1200 res_attr = kzalloc(sizeof(*res_attr) + name_len, GFP_ATOMIC);
1201 if (!res_attr)
1202 return -ENOMEM;
1203
1204 res_attr_name = (char *)(res_attr + 1);
1205
1206 sysfs_bin_attr_init(res_attr);
1207 if (write_combine) {
1208 sprintf(res_attr_name, "resource%d_wc", num);
1209 res_attr->mmap = pci_mmap_resource_wc;
1210 } else {
1211 sprintf(res_attr_name, "resource%d", num);
1212 if (pci_resource_flags(pdev, num) & IORESOURCE_IO) {
1213 res_attr->read = pci_read_resource_io;
1214 res_attr->write = pci_write_resource_io;
1215 if (arch_can_pci_mmap_io())
1216 res_attr->mmap = pci_mmap_resource_uc;
1217 } else {
1218 res_attr->mmap = pci_mmap_resource_uc;
1219 }
1220 }
1221 if (res_attr->mmap) {
1222 res_attr->f_mapping = iomem_get_mapping;
1223 /*
1224 * generic_file_llseek() consults f_mapping->host to determine
1225 * the file size. As iomem_inode knows nothing about the
1226 * attribute, it's not going to work, so override it as well.
1227 */
1228 res_attr->llseek = pci_llseek_resource;
1229 }
1230 res_attr->attr.name = res_attr_name;
1231 res_attr->attr.mode = 0600;
1232 res_attr->size = pci_resource_len(pdev, num);
1233 res_attr->private = (void *)(unsigned long)num;
1234 retval = sysfs_create_bin_file(&pdev->dev.kobj, res_attr);
1235 if (retval) {
1236 kfree(res_attr);
1237 return retval;
1238 }
1239
1240 if (write_combine)
1241 pdev->res_attr_wc[num] = res_attr;
1242 else
1243 pdev->res_attr[num] = res_attr;
1244
1245 return 0;
1246}
1247
1248/**
1249 * pci_create_resource_files - create resource files in sysfs for @dev
1250 * @pdev: dev in question
1251 *
1252 * Walk the resources in @pdev creating files for each resource available.
1253 */
1254static int pci_create_resource_files(struct pci_dev *pdev)
1255{
1256 int i;
1257 int retval;
1258
1259 /* Expose the PCI resources from this device as files */
1260 for (i = 0; i < PCI_STD_NUM_BARS; i++) {
1261
1262 /* skip empty resources */
1263 if (!pci_resource_len(pdev, i))
1264 continue;
1265
1266 retval = pci_create_attr(pdev, i, 0);
1267 /* for prefetchable resources, create a WC mappable file */
1268 if (!retval && arch_can_pci_mmap_wc() &&
1269 pdev->resource[i].flags & IORESOURCE_PREFETCH)
1270 retval = pci_create_attr(pdev, i, 1);
1271 if (retval) {
1272 pci_remove_resource_files(pdev);
1273 return retval;
1274 }
1275 }
1276 return 0;
1277}
1278#else /* !(defined(HAVE_PCI_MMAP) || defined(ARCH_GENERIC_PCI_MMAP_RESOURCE)) */
1279int __weak pci_create_resource_files(struct pci_dev *dev) { return 0; }
1280void __weak pci_remove_resource_files(struct pci_dev *dev) { return; }
1281#endif
1282
1283/**
1284 * pci_write_rom - used to enable access to the PCI ROM display
1285 * @filp: sysfs file
1286 * @kobj: kernel object handle
1287 * @bin_attr: struct bin_attribute for this file
1288 * @buf: user input
1289 * @off: file offset
1290 * @count: number of byte in input
1291 *
1292 * writing anything except 0 enables it
1293 */
1294static ssize_t pci_write_rom(struct file *filp, struct kobject *kobj,
1295 struct bin_attribute *bin_attr, char *buf,
1296 loff_t off, size_t count)
1297{
1298 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1299
1300 if ((off == 0) && (*buf == '0') && (count == 2))
1301 pdev->rom_attr_enabled = 0;
1302 else
1303 pdev->rom_attr_enabled = 1;
1304
1305 return count;
1306}
1307
1308/**
1309 * pci_read_rom - read a PCI ROM
1310 * @filp: sysfs file
1311 * @kobj: kernel object handle
1312 * @bin_attr: struct bin_attribute for this file
1313 * @buf: where to put the data we read from the ROM
1314 * @off: file offset
1315 * @count: number of bytes to read
1316 *
1317 * Put @count bytes starting at @off into @buf from the ROM in the PCI
1318 * device corresponding to @kobj.
1319 */
1320static ssize_t pci_read_rom(struct file *filp, struct kobject *kobj,
1321 struct bin_attribute *bin_attr, char *buf,
1322 loff_t off, size_t count)
1323{
1324 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1325 void __iomem *rom;
1326 size_t size;
1327
1328 if (!pdev->rom_attr_enabled)
1329 return -EINVAL;
1330
1331 rom = pci_map_rom(pdev, &size); /* size starts out as PCI window size */
1332 if (!rom || !size)
1333 return -EIO;
1334
1335 if (off >= size)
1336 count = 0;
1337 else {
1338 if (off + count > size)
1339 count = size - off;
1340
1341 memcpy_fromio(buf, rom + off, count);
1342 }
1343 pci_unmap_rom(pdev, rom);
1344
1345 return count;
1346}
1347static BIN_ATTR(rom, 0600, pci_read_rom, pci_write_rom, 0);
1348
1349static struct bin_attribute *pci_dev_rom_attrs[] = {
1350 &bin_attr_rom,
1351 NULL,
1352};
1353
1354static umode_t pci_dev_rom_attr_is_visible(struct kobject *kobj,
1355 const struct bin_attribute *a, int n)
1356{
1357 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1358
1359 /* If the device has a ROM, try to expose it in sysfs. */
1360 if (!pci_resource_end(pdev, PCI_ROM_RESOURCE))
1361 return 0;
1362
1363 return a->attr.mode;
1364}
1365
1366static size_t pci_dev_rom_attr_bin_size(struct kobject *kobj,
1367 const struct bin_attribute *a, int n)
1368{
1369 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1370
1371 return pci_resource_len(pdev, PCI_ROM_RESOURCE);
1372}
1373
1374static const struct attribute_group pci_dev_rom_attr_group = {
1375 .bin_attrs = pci_dev_rom_attrs,
1376 .is_bin_visible = pci_dev_rom_attr_is_visible,
1377 .bin_size = pci_dev_rom_attr_bin_size,
1378};
1379
1380static ssize_t reset_store(struct device *dev, struct device_attribute *attr,
1381 const char *buf, size_t count)
1382{
1383 struct pci_dev *pdev = to_pci_dev(dev);
1384 unsigned long val;
1385 ssize_t result;
1386
1387 if (kstrtoul(buf, 0, &val) < 0)
1388 return -EINVAL;
1389
1390 if (val != 1)
1391 return -EINVAL;
1392
1393 pm_runtime_get_sync(dev);
1394 result = pci_reset_function(pdev);
1395 pm_runtime_put(dev);
1396 if (result < 0)
1397 return result;
1398
1399 return count;
1400}
1401static DEVICE_ATTR_WO(reset);
1402
1403static struct attribute *pci_dev_reset_attrs[] = {
1404 &dev_attr_reset.attr,
1405 NULL,
1406};
1407
1408static umode_t pci_dev_reset_attr_is_visible(struct kobject *kobj,
1409 struct attribute *a, int n)
1410{
1411 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1412
1413 if (!pci_reset_supported(pdev))
1414 return 0;
1415
1416 return a->mode;
1417}
1418
1419static const struct attribute_group pci_dev_reset_attr_group = {
1420 .attrs = pci_dev_reset_attrs,
1421 .is_visible = pci_dev_reset_attr_is_visible,
1422};
1423
1424static ssize_t __resource_resize_show(struct device *dev, int n, char *buf)
1425{
1426 struct pci_dev *pdev = to_pci_dev(dev);
1427 ssize_t ret;
1428
1429 pci_config_pm_runtime_get(pdev);
1430
1431 ret = sysfs_emit(buf, "%016llx\n",
1432 (u64)pci_rebar_get_possible_sizes(pdev, n));
1433
1434 pci_config_pm_runtime_put(pdev);
1435
1436 return ret;
1437}
1438
1439static ssize_t __resource_resize_store(struct device *dev, int n,
1440 const char *buf, size_t count)
1441{
1442 struct pci_dev *pdev = to_pci_dev(dev);
1443 unsigned long size, flags;
1444 int ret, i;
1445 u16 cmd;
1446
1447 if (kstrtoul(buf, 0, &size) < 0)
1448 return -EINVAL;
1449
1450 device_lock(dev);
1451 if (dev->driver) {
1452 ret = -EBUSY;
1453 goto unlock;
1454 }
1455
1456 pci_config_pm_runtime_get(pdev);
1457
1458 if ((pdev->class >> 8) == PCI_CLASS_DISPLAY_VGA) {
1459 ret = aperture_remove_conflicting_pci_devices(pdev,
1460 "resourceN_resize");
1461 if (ret)
1462 goto pm_put;
1463 }
1464
1465 pci_read_config_word(pdev, PCI_COMMAND, &cmd);
1466 pci_write_config_word(pdev, PCI_COMMAND,
1467 cmd & ~PCI_COMMAND_MEMORY);
1468
1469 flags = pci_resource_flags(pdev, n);
1470
1471 pci_remove_resource_files(pdev);
1472
1473 for (i = 0; i < PCI_STD_NUM_BARS; i++) {
1474 if (pci_resource_len(pdev, i) &&
1475 pci_resource_flags(pdev, i) == flags)
1476 pci_release_resource(pdev, i);
1477 }
1478
1479 ret = pci_resize_resource(pdev, n, size);
1480
1481 pci_assign_unassigned_bus_resources(pdev->bus);
1482
1483 if (pci_create_resource_files(pdev))
1484 pci_warn(pdev, "Failed to recreate resource files after BAR resizing\n");
1485
1486 pci_write_config_word(pdev, PCI_COMMAND, cmd);
1487pm_put:
1488 pci_config_pm_runtime_put(pdev);
1489unlock:
1490 device_unlock(dev);
1491
1492 return ret ? ret : count;
1493}
1494
1495#define pci_dev_resource_resize_attr(n) \
1496static ssize_t resource##n##_resize_show(struct device *dev, \
1497 struct device_attribute *attr, \
1498 char *buf) \
1499{ \
1500 return __resource_resize_show(dev, n, buf); \
1501} \
1502static ssize_t resource##n##_resize_store(struct device *dev, \
1503 struct device_attribute *attr,\
1504 const char *buf, size_t count)\
1505{ \
1506 return __resource_resize_store(dev, n, buf, count); \
1507} \
1508static DEVICE_ATTR_RW(resource##n##_resize)
1509
1510pci_dev_resource_resize_attr(0);
1511pci_dev_resource_resize_attr(1);
1512pci_dev_resource_resize_attr(2);
1513pci_dev_resource_resize_attr(3);
1514pci_dev_resource_resize_attr(4);
1515pci_dev_resource_resize_attr(5);
1516
1517static struct attribute *resource_resize_attrs[] = {
1518 &dev_attr_resource0_resize.attr,
1519 &dev_attr_resource1_resize.attr,
1520 &dev_attr_resource2_resize.attr,
1521 &dev_attr_resource3_resize.attr,
1522 &dev_attr_resource4_resize.attr,
1523 &dev_attr_resource5_resize.attr,
1524 NULL,
1525};
1526
1527static umode_t resource_resize_is_visible(struct kobject *kobj,
1528 struct attribute *a, int n)
1529{
1530 struct pci_dev *pdev = to_pci_dev(kobj_to_dev(kobj));
1531
1532 return pci_rebar_get_current_size(pdev, n) < 0 ? 0 : a->mode;
1533}
1534
1535static const struct attribute_group pci_dev_resource_resize_group = {
1536 .attrs = resource_resize_attrs,
1537 .is_visible = resource_resize_is_visible,
1538};
1539
1540int __must_check pci_create_sysfs_dev_files(struct pci_dev *pdev)
1541{
1542 if (!sysfs_initialized)
1543 return -EACCES;
1544
1545 return pci_create_resource_files(pdev);
1546}
1547
1548/**
1549 * pci_remove_sysfs_dev_files - cleanup PCI specific sysfs files
1550 * @pdev: device whose entries we should free
1551 *
1552 * Cleanup when @pdev is removed from sysfs.
1553 */
1554void pci_remove_sysfs_dev_files(struct pci_dev *pdev)
1555{
1556 if (!sysfs_initialized)
1557 return;
1558
1559 pci_remove_resource_files(pdev);
1560}
1561
1562static int __init pci_sysfs_init(void)
1563{
1564 struct pci_dev *pdev = NULL;
1565 struct pci_bus *pbus = NULL;
1566 int retval;
1567
1568 sysfs_initialized = 1;
1569 for_each_pci_dev(pdev) {
1570 retval = pci_create_sysfs_dev_files(pdev);
1571 if (retval) {
1572 pci_dev_put(pdev);
1573 return retval;
1574 }
1575 }
1576
1577 while ((pbus = pci_find_next_bus(pbus)))
1578 pci_create_legacy_files(pbus);
1579
1580 return 0;
1581}
1582late_initcall(pci_sysfs_init);
1583
1584static struct attribute *pci_dev_dev_attrs[] = {
1585 &dev_attr_boot_vga.attr,
1586 NULL,
1587};
1588
1589static umode_t pci_dev_attrs_are_visible(struct kobject *kobj,
1590 struct attribute *a, int n)
1591{
1592 struct device *dev = kobj_to_dev(kobj);
1593 struct pci_dev *pdev = to_pci_dev(dev);
1594
1595 if (a == &dev_attr_boot_vga.attr && pci_is_vga(pdev))
1596 return a->mode;
1597
1598 return 0;
1599}
1600
1601static struct attribute *pci_dev_hp_attrs[] = {
1602 &dev_attr_remove.attr,
1603 &dev_attr_dev_rescan.attr,
1604 NULL,
1605};
1606
1607static umode_t pci_dev_hp_attrs_are_visible(struct kobject *kobj,
1608 struct attribute *a, int n)
1609{
1610 struct device *dev = kobj_to_dev(kobj);
1611 struct pci_dev *pdev = to_pci_dev(dev);
1612
1613 if (pdev->is_virtfn)
1614 return 0;
1615
1616 return a->mode;
1617}
1618
1619static umode_t pci_bridge_attrs_are_visible(struct kobject *kobj,
1620 struct attribute *a, int n)
1621{
1622 struct device *dev = kobj_to_dev(kobj);
1623 struct pci_dev *pdev = to_pci_dev(dev);
1624
1625 if (pci_is_bridge(pdev))
1626 return a->mode;
1627
1628 return 0;
1629}
1630
1631static umode_t pcie_dev_attrs_are_visible(struct kobject *kobj,
1632 struct attribute *a, int n)
1633{
1634 struct device *dev = kobj_to_dev(kobj);
1635 struct pci_dev *pdev = to_pci_dev(dev);
1636
1637 if (pci_is_pcie(pdev))
1638 return a->mode;
1639
1640 return 0;
1641}
1642
1643static const struct attribute_group pci_dev_group = {
1644 .attrs = pci_dev_attrs,
1645};
1646
1647const struct attribute_group *pci_dev_groups[] = {
1648 &pci_dev_group,
1649 &pci_dev_config_attr_group,
1650 &pci_dev_rom_attr_group,
1651 &pci_dev_reset_attr_group,
1652 &pci_dev_reset_method_attr_group,
1653 &pci_dev_vpd_attr_group,
1654#ifdef CONFIG_DMI
1655 &pci_dev_smbios_attr_group,
1656#endif
1657#ifdef CONFIG_ACPI
1658 &pci_dev_acpi_attr_group,
1659#endif
1660 &pci_dev_resource_resize_group,
1661 ARCH_PCI_DEV_GROUPS
1662 NULL,
1663};
1664
1665static const struct attribute_group pci_dev_hp_attr_group = {
1666 .attrs = pci_dev_hp_attrs,
1667 .is_visible = pci_dev_hp_attrs_are_visible,
1668};
1669
1670static const struct attribute_group pci_dev_attr_group = {
1671 .attrs = pci_dev_dev_attrs,
1672 .is_visible = pci_dev_attrs_are_visible,
1673};
1674
1675static const struct attribute_group pci_bridge_attr_group = {
1676 .attrs = pci_bridge_attrs,
1677 .is_visible = pci_bridge_attrs_are_visible,
1678};
1679
1680static const struct attribute_group pcie_dev_attr_group = {
1681 .attrs = pcie_dev_attrs,
1682 .is_visible = pcie_dev_attrs_are_visible,
1683};
1684
1685const struct attribute_group *pci_dev_attr_groups[] = {
1686 &pci_dev_attr_group,
1687 &pci_dev_hp_attr_group,
1688#ifdef CONFIG_PCI_IOV
1689 &sriov_pf_dev_attr_group,
1690 &sriov_vf_dev_attr_group,
1691#endif
1692 &pci_bridge_attr_group,
1693 &pcie_dev_attr_group,
1694#ifdef CONFIG_PCIEAER
1695 &aer_stats_attr_group,
1696#endif
1697#ifdef CONFIG_PCIEASPM
1698 &aspm_ctrl_attr_group,
1699#endif
1700 NULL,
1701};
1/*
2 * drivers/pci/pci-sysfs.c
3 *
4 * (C) Copyright 2002-2004 Greg Kroah-Hartman <greg@kroah.com>
5 * (C) Copyright 2002-2004 IBM Corp.
6 * (C) Copyright 2003 Matthew Wilcox
7 * (C) Copyright 2003 Hewlett-Packard
8 * (C) Copyright 2004 Jon Smirl <jonsmirl@yahoo.com>
9 * (C) Copyright 2004 Silicon Graphics, Inc. Jesse Barnes <jbarnes@sgi.com>
10 *
11 * File attributes for PCI devices
12 *
13 * Modeled after usb's driverfs.c
14 *
15 */
16
17
18#include <linux/kernel.h>
19#include <linux/sched.h>
20#include <linux/pci.h>
21#include <linux/stat.h>
22#include <linux/export.h>
23#include <linux/topology.h>
24#include <linux/mm.h>
25#include <linux/fs.h>
26#include <linux/capability.h>
27#include <linux/security.h>
28#include <linux/pci-aspm.h>
29#include <linux/slab.h>
30#include <linux/vgaarb.h>
31#include <linux/pm_runtime.h>
32#include "pci.h"
33
34static int sysfs_initialized; /* = 0 */
35
36/* show configuration fields */
37#define pci_config_attr(field, format_string) \
38static ssize_t \
39field##_show(struct device *dev, struct device_attribute *attr, char *buf) \
40{ \
41 struct pci_dev *pdev; \
42 \
43 pdev = to_pci_dev (dev); \
44 return sprintf (buf, format_string, pdev->field); \
45} \
46static DEVICE_ATTR_RO(field)
47
48pci_config_attr(vendor, "0x%04x\n");
49pci_config_attr(device, "0x%04x\n");
50pci_config_attr(subsystem_vendor, "0x%04x\n");
51pci_config_attr(subsystem_device, "0x%04x\n");
52pci_config_attr(class, "0x%06x\n");
53pci_config_attr(irq, "%u\n");
54
55static ssize_t broken_parity_status_show(struct device *dev,
56 struct device_attribute *attr,
57 char *buf)
58{
59 struct pci_dev *pdev = to_pci_dev(dev);
60 return sprintf (buf, "%u\n", pdev->broken_parity_status);
61}
62
63static ssize_t broken_parity_status_store(struct device *dev,
64 struct device_attribute *attr,
65 const char *buf, size_t count)
66{
67 struct pci_dev *pdev = to_pci_dev(dev);
68 unsigned long val;
69
70 if (kstrtoul(buf, 0, &val) < 0)
71 return -EINVAL;
72
73 pdev->broken_parity_status = !!val;
74
75 return count;
76}
77static DEVICE_ATTR_RW(broken_parity_status);
78
79static ssize_t pci_dev_show_local_cpu(struct device *dev,
80 int type,
81 struct device_attribute *attr,
82 char *buf)
83{
84 const struct cpumask *mask;
85 int len;
86
87#ifdef CONFIG_NUMA
88 mask = (dev_to_node(dev) == -1) ? cpu_online_mask :
89 cpumask_of_node(dev_to_node(dev));
90#else
91 mask = cpumask_of_pcibus(to_pci_dev(dev)->bus);
92#endif
93 len = type ?
94 cpumask_scnprintf(buf, PAGE_SIZE-2, mask) :
95 cpulist_scnprintf(buf, PAGE_SIZE-2, mask);
96
97 buf[len++] = '\n';
98 buf[len] = '\0';
99 return len;
100}
101
102static ssize_t local_cpus_show(struct device *dev,
103 struct device_attribute *attr, char *buf)
104{
105 return pci_dev_show_local_cpu(dev, 1, attr, buf);
106}
107static DEVICE_ATTR_RO(local_cpus);
108
109static ssize_t local_cpulist_show(struct device *dev,
110 struct device_attribute *attr, char *buf)
111{
112 return pci_dev_show_local_cpu(dev, 0, attr, buf);
113}
114static DEVICE_ATTR_RO(local_cpulist);
115
116/*
117 * PCI Bus Class Devices
118 */
119static ssize_t pci_bus_show_cpuaffinity(struct device *dev,
120 int type,
121 struct device_attribute *attr,
122 char *buf)
123{
124 int ret;
125 const struct cpumask *cpumask;
126
127 cpumask = cpumask_of_pcibus(to_pci_bus(dev));
128 ret = type ?
129 cpulist_scnprintf(buf, PAGE_SIZE-2, cpumask) :
130 cpumask_scnprintf(buf, PAGE_SIZE-2, cpumask);
131 buf[ret++] = '\n';
132 buf[ret] = '\0';
133 return ret;
134}
135
136static ssize_t cpuaffinity_show(struct device *dev,
137 struct device_attribute *attr, char *buf)
138{
139 return pci_bus_show_cpuaffinity(dev, 0, attr, buf);
140}
141static DEVICE_ATTR_RO(cpuaffinity);
142
143static ssize_t cpulistaffinity_show(struct device *dev,
144 struct device_attribute *attr, char *buf)
145{
146 return pci_bus_show_cpuaffinity(dev, 1, attr, buf);
147}
148static DEVICE_ATTR_RO(cpulistaffinity);
149
150/* show resources */
151static ssize_t
152resource_show(struct device * dev, struct device_attribute *attr, char * buf)
153{
154 struct pci_dev * pci_dev = to_pci_dev(dev);
155 char * str = buf;
156 int i;
157 int max;
158 resource_size_t start, end;
159
160 if (pci_dev->subordinate)
161 max = DEVICE_COUNT_RESOURCE;
162 else
163 max = PCI_BRIDGE_RESOURCES;
164
165 for (i = 0; i < max; i++) {
166 struct resource *res = &pci_dev->resource[i];
167 pci_resource_to_user(pci_dev, i, res, &start, &end);
168 str += sprintf(str,"0x%016llx 0x%016llx 0x%016llx\n",
169 (unsigned long long)start,
170 (unsigned long long)end,
171 (unsigned long long)res->flags);
172 }
173 return (str - buf);
174}
175static DEVICE_ATTR_RO(resource);
176
177static ssize_t modalias_show(struct device *dev, struct device_attribute *attr, char *buf)
178{
179 struct pci_dev *pci_dev = to_pci_dev(dev);
180
181 return sprintf(buf, "pci:v%08Xd%08Xsv%08Xsd%08Xbc%02Xsc%02Xi%02x\n",
182 pci_dev->vendor, pci_dev->device,
183 pci_dev->subsystem_vendor, pci_dev->subsystem_device,
184 (u8)(pci_dev->class >> 16), (u8)(pci_dev->class >> 8),
185 (u8)(pci_dev->class));
186}
187static DEVICE_ATTR_RO(modalias);
188
189static ssize_t enabled_store(struct device *dev,
190 struct device_attribute *attr, const char *buf,
191 size_t count)
192{
193 struct pci_dev *pdev = to_pci_dev(dev);
194 unsigned long val;
195 ssize_t result = kstrtoul(buf, 0, &val);
196
197 if (result < 0)
198 return result;
199
200 /* this can crash the machine when done on the "wrong" device */
201 if (!capable(CAP_SYS_ADMIN))
202 return -EPERM;
203
204 if (!val) {
205 if (pci_is_enabled(pdev))
206 pci_disable_device(pdev);
207 else
208 result = -EIO;
209 } else
210 result = pci_enable_device(pdev);
211
212 return result < 0 ? result : count;
213}
214
215static ssize_t enabled_show(struct device *dev,
216 struct device_attribute *attr, char *buf)
217{
218 struct pci_dev *pdev;
219
220 pdev = to_pci_dev (dev);
221 return sprintf (buf, "%u\n", atomic_read(&pdev->enable_cnt));
222}
223static DEVICE_ATTR_RW(enabled);
224
225#ifdef CONFIG_NUMA
226static ssize_t
227numa_node_show(struct device *dev, struct device_attribute *attr, char *buf)
228{
229 return sprintf (buf, "%d\n", dev->numa_node);
230}
231static DEVICE_ATTR_RO(numa_node);
232#endif
233
234static ssize_t
235dma_mask_bits_show(struct device *dev, struct device_attribute *attr, char *buf)
236{
237 struct pci_dev *pdev = to_pci_dev(dev);
238
239 return sprintf (buf, "%d\n", fls64(pdev->dma_mask));
240}
241static DEVICE_ATTR_RO(dma_mask_bits);
242
243static ssize_t
244consistent_dma_mask_bits_show(struct device *dev, struct device_attribute *attr,
245 char *buf)
246{
247 return sprintf (buf, "%d\n", fls64(dev->coherent_dma_mask));
248}
249static DEVICE_ATTR_RO(consistent_dma_mask_bits);
250
251static ssize_t
252msi_bus_show(struct device *dev, struct device_attribute *attr, char *buf)
253{
254 struct pci_dev *pdev = to_pci_dev(dev);
255
256 if (!pdev->subordinate)
257 return 0;
258
259 return sprintf (buf, "%u\n",
260 !(pdev->subordinate->bus_flags & PCI_BUS_FLAGS_NO_MSI));
261}
262
263static ssize_t
264msi_bus_store(struct device *dev, struct device_attribute *attr,
265 const char *buf, size_t count)
266{
267 struct pci_dev *pdev = to_pci_dev(dev);
268 unsigned long val;
269
270 if (kstrtoul(buf, 0, &val) < 0)
271 return -EINVAL;
272
273 /*
274 * Bad things may happen if the no_msi flag is changed
275 * while drivers are loaded.
276 */
277 if (!capable(CAP_SYS_ADMIN))
278 return -EPERM;
279
280 /*
281 * Maybe devices without subordinate buses shouldn't have this
282 * attribute in the first place?
283 */
284 if (!pdev->subordinate)
285 return count;
286
287 /* Is the flag going to change, or keep the value it already had? */
288 if (!(pdev->subordinate->bus_flags & PCI_BUS_FLAGS_NO_MSI) ^
289 !!val) {
290 pdev->subordinate->bus_flags ^= PCI_BUS_FLAGS_NO_MSI;
291
292 dev_warn(&pdev->dev, "forced subordinate bus to%s support MSI,"
293 " bad things could happen\n", val ? "" : " not");
294 }
295
296 return count;
297}
298static DEVICE_ATTR_RW(msi_bus);
299
300static ssize_t bus_rescan_store(struct bus_type *bus, const char *buf,
301 size_t count)
302{
303 unsigned long val;
304 struct pci_bus *b = NULL;
305
306 if (kstrtoul(buf, 0, &val) < 0)
307 return -EINVAL;
308
309 if (val) {
310 pci_lock_rescan_remove();
311 while ((b = pci_find_next_bus(b)) != NULL)
312 pci_rescan_bus(b);
313 pci_unlock_rescan_remove();
314 }
315 return count;
316}
317static BUS_ATTR(rescan, (S_IWUSR|S_IWGRP), NULL, bus_rescan_store);
318
319static struct attribute *pci_bus_attrs[] = {
320 &bus_attr_rescan.attr,
321 NULL,
322};
323
324static const struct attribute_group pci_bus_group = {
325 .attrs = pci_bus_attrs,
326};
327
328const struct attribute_group *pci_bus_groups[] = {
329 &pci_bus_group,
330 NULL,
331};
332
333static ssize_t
334dev_rescan_store(struct device *dev, struct device_attribute *attr,
335 const char *buf, size_t count)
336{
337 unsigned long val;
338 struct pci_dev *pdev = to_pci_dev(dev);
339
340 if (kstrtoul(buf, 0, &val) < 0)
341 return -EINVAL;
342
343 if (val) {
344 pci_lock_rescan_remove();
345 pci_rescan_bus(pdev->bus);
346 pci_unlock_rescan_remove();
347 }
348 return count;
349}
350static struct device_attribute dev_rescan_attr = __ATTR(rescan,
351 (S_IWUSR|S_IWGRP),
352 NULL, dev_rescan_store);
353
354static ssize_t
355remove_store(struct device *dev, struct device_attribute *attr,
356 const char *buf, size_t count)
357{
358 unsigned long val;
359
360 if (kstrtoul(buf, 0, &val) < 0)
361 return -EINVAL;
362
363 if (val && device_remove_file_self(dev, attr))
364 pci_stop_and_remove_bus_device_locked(to_pci_dev(dev));
365 return count;
366}
367static struct device_attribute dev_remove_attr = __ATTR(remove,
368 (S_IWUSR|S_IWGRP),
369 NULL, remove_store);
370
371static ssize_t
372dev_bus_rescan_store(struct device *dev, struct device_attribute *attr,
373 const char *buf, size_t count)
374{
375 unsigned long val;
376 struct pci_bus *bus = to_pci_bus(dev);
377
378 if (kstrtoul(buf, 0, &val) < 0)
379 return -EINVAL;
380
381 if (val) {
382 pci_lock_rescan_remove();
383 if (!pci_is_root_bus(bus) && list_empty(&bus->devices))
384 pci_rescan_bus_bridge_resize(bus->self);
385 else
386 pci_rescan_bus(bus);
387 pci_unlock_rescan_remove();
388 }
389 return count;
390}
391static DEVICE_ATTR(rescan, (S_IWUSR|S_IWGRP), NULL, dev_bus_rescan_store);
392
393#if defined(CONFIG_PM_RUNTIME) && defined(CONFIG_ACPI)
394static ssize_t d3cold_allowed_store(struct device *dev,
395 struct device_attribute *attr,
396 const char *buf, size_t count)
397{
398 struct pci_dev *pdev = to_pci_dev(dev);
399 unsigned long val;
400
401 if (kstrtoul(buf, 0, &val) < 0)
402 return -EINVAL;
403
404 pdev->d3cold_allowed = !!val;
405 pm_runtime_resume(dev);
406
407 return count;
408}
409
410static ssize_t d3cold_allowed_show(struct device *dev,
411 struct device_attribute *attr, char *buf)
412{
413 struct pci_dev *pdev = to_pci_dev(dev);
414 return sprintf (buf, "%u\n", pdev->d3cold_allowed);
415}
416static DEVICE_ATTR_RW(d3cold_allowed);
417#endif
418
419#ifdef CONFIG_PCI_IOV
420static ssize_t sriov_totalvfs_show(struct device *dev,
421 struct device_attribute *attr,
422 char *buf)
423{
424 struct pci_dev *pdev = to_pci_dev(dev);
425
426 return sprintf(buf, "%u\n", pci_sriov_get_totalvfs(pdev));
427}
428
429
430static ssize_t sriov_numvfs_show(struct device *dev,
431 struct device_attribute *attr,
432 char *buf)
433{
434 struct pci_dev *pdev = to_pci_dev(dev);
435
436 return sprintf(buf, "%u\n", pdev->sriov->num_VFs);
437}
438
439/*
440 * num_vfs > 0; number of VFs to enable
441 * num_vfs = 0; disable all VFs
442 *
443 * Note: SRIOV spec doesn't allow partial VF
444 * disable, so it's all or none.
445 */
446static ssize_t sriov_numvfs_store(struct device *dev,
447 struct device_attribute *attr,
448 const char *buf, size_t count)
449{
450 struct pci_dev *pdev = to_pci_dev(dev);
451 int ret;
452 u16 num_vfs;
453
454 ret = kstrtou16(buf, 0, &num_vfs);
455 if (ret < 0)
456 return ret;
457
458 if (num_vfs > pci_sriov_get_totalvfs(pdev))
459 return -ERANGE;
460
461 if (num_vfs == pdev->sriov->num_VFs)
462 return count; /* no change */
463
464 /* is PF driver loaded w/callback */
465 if (!pdev->driver || !pdev->driver->sriov_configure) {
466 dev_info(&pdev->dev, "Driver doesn't support SRIOV configuration via sysfs\n");
467 return -ENOSYS;
468 }
469
470 if (num_vfs == 0) {
471 /* disable VFs */
472 ret = pdev->driver->sriov_configure(pdev, 0);
473 if (ret < 0)
474 return ret;
475 return count;
476 }
477
478 /* enable VFs */
479 if (pdev->sriov->num_VFs) {
480 dev_warn(&pdev->dev, "%d VFs already enabled. Disable before enabling %d VFs\n",
481 pdev->sriov->num_VFs, num_vfs);
482 return -EBUSY;
483 }
484
485 ret = pdev->driver->sriov_configure(pdev, num_vfs);
486 if (ret < 0)
487 return ret;
488
489 if (ret != num_vfs)
490 dev_warn(&pdev->dev, "%d VFs requested; only %d enabled\n",
491 num_vfs, ret);
492
493 return count;
494}
495
496static struct device_attribute sriov_totalvfs_attr = __ATTR_RO(sriov_totalvfs);
497static struct device_attribute sriov_numvfs_attr =
498 __ATTR(sriov_numvfs, (S_IRUGO|S_IWUSR|S_IWGRP),
499 sriov_numvfs_show, sriov_numvfs_store);
500#endif /* CONFIG_PCI_IOV */
501
502static struct attribute *pci_dev_attrs[] = {
503 &dev_attr_resource.attr,
504 &dev_attr_vendor.attr,
505 &dev_attr_device.attr,
506 &dev_attr_subsystem_vendor.attr,
507 &dev_attr_subsystem_device.attr,
508 &dev_attr_class.attr,
509 &dev_attr_irq.attr,
510 &dev_attr_local_cpus.attr,
511 &dev_attr_local_cpulist.attr,
512 &dev_attr_modalias.attr,
513#ifdef CONFIG_NUMA
514 &dev_attr_numa_node.attr,
515#endif
516 &dev_attr_dma_mask_bits.attr,
517 &dev_attr_consistent_dma_mask_bits.attr,
518 &dev_attr_enabled.attr,
519 &dev_attr_broken_parity_status.attr,
520 &dev_attr_msi_bus.attr,
521#if defined(CONFIG_PM_RUNTIME) && defined(CONFIG_ACPI)
522 &dev_attr_d3cold_allowed.attr,
523#endif
524 NULL,
525};
526
527static const struct attribute_group pci_dev_group = {
528 .attrs = pci_dev_attrs,
529};
530
531const struct attribute_group *pci_dev_groups[] = {
532 &pci_dev_group,
533 NULL,
534};
535
536static struct attribute *pcibus_attrs[] = {
537 &dev_attr_rescan.attr,
538 &dev_attr_cpuaffinity.attr,
539 &dev_attr_cpulistaffinity.attr,
540 NULL,
541};
542
543static const struct attribute_group pcibus_group = {
544 .attrs = pcibus_attrs,
545};
546
547const struct attribute_group *pcibus_groups[] = {
548 &pcibus_group,
549 NULL,
550};
551
552static ssize_t
553boot_vga_show(struct device *dev, struct device_attribute *attr, char *buf)
554{
555 struct pci_dev *pdev = to_pci_dev(dev);
556 struct pci_dev *vga_dev = vga_default_device();
557
558 if (vga_dev)
559 return sprintf(buf, "%u\n", (pdev == vga_dev));
560
561 return sprintf(buf, "%u\n",
562 !!(pdev->resource[PCI_ROM_RESOURCE].flags &
563 IORESOURCE_ROM_SHADOW));
564}
565static struct device_attribute vga_attr = __ATTR_RO(boot_vga);
566
567static ssize_t
568pci_read_config(struct file *filp, struct kobject *kobj,
569 struct bin_attribute *bin_attr,
570 char *buf, loff_t off, size_t count)
571{
572 struct pci_dev *dev = to_pci_dev(container_of(kobj,struct device,kobj));
573 unsigned int size = 64;
574 loff_t init_off = off;
575 u8 *data = (u8*) buf;
576
577 /* Several chips lock up trying to read undefined config space */
578 if (security_capable(filp->f_cred, &init_user_ns, CAP_SYS_ADMIN) == 0) {
579 size = dev->cfg_size;
580 } else if (dev->hdr_type == PCI_HEADER_TYPE_CARDBUS) {
581 size = 128;
582 }
583
584 if (off > size)
585 return 0;
586 if (off + count > size) {
587 size -= off;
588 count = size;
589 } else {
590 size = count;
591 }
592
593 pci_config_pm_runtime_get(dev);
594
595 if ((off & 1) && size) {
596 u8 val;
597 pci_user_read_config_byte(dev, off, &val);
598 data[off - init_off] = val;
599 off++;
600 size--;
601 }
602
603 if ((off & 3) && size > 2) {
604 u16 val;
605 pci_user_read_config_word(dev, off, &val);
606 data[off - init_off] = val & 0xff;
607 data[off - init_off + 1] = (val >> 8) & 0xff;
608 off += 2;
609 size -= 2;
610 }
611
612 while (size > 3) {
613 u32 val;
614 pci_user_read_config_dword(dev, off, &val);
615 data[off - init_off] = val & 0xff;
616 data[off - init_off + 1] = (val >> 8) & 0xff;
617 data[off - init_off + 2] = (val >> 16) & 0xff;
618 data[off - init_off + 3] = (val >> 24) & 0xff;
619 off += 4;
620 size -= 4;
621 }
622
623 if (size >= 2) {
624 u16 val;
625 pci_user_read_config_word(dev, off, &val);
626 data[off - init_off] = val & 0xff;
627 data[off - init_off + 1] = (val >> 8) & 0xff;
628 off += 2;
629 size -= 2;
630 }
631
632 if (size > 0) {
633 u8 val;
634 pci_user_read_config_byte(dev, off, &val);
635 data[off - init_off] = val;
636 off++;
637 --size;
638 }
639
640 pci_config_pm_runtime_put(dev);
641
642 return count;
643}
644
645static ssize_t
646pci_write_config(struct file* filp, struct kobject *kobj,
647 struct bin_attribute *bin_attr,
648 char *buf, loff_t off, size_t count)
649{
650 struct pci_dev *dev = to_pci_dev(container_of(kobj,struct device,kobj));
651 unsigned int size = count;
652 loff_t init_off = off;
653 u8 *data = (u8*) buf;
654
655 if (off > dev->cfg_size)
656 return 0;
657 if (off + count > dev->cfg_size) {
658 size = dev->cfg_size - off;
659 count = size;
660 }
661
662 pci_config_pm_runtime_get(dev);
663
664 if ((off & 1) && size) {
665 pci_user_write_config_byte(dev, off, data[off - init_off]);
666 off++;
667 size--;
668 }
669
670 if ((off & 3) && size > 2) {
671 u16 val = data[off - init_off];
672 val |= (u16) data[off - init_off + 1] << 8;
673 pci_user_write_config_word(dev, off, val);
674 off += 2;
675 size -= 2;
676 }
677
678 while (size > 3) {
679 u32 val = data[off - init_off];
680 val |= (u32) data[off - init_off + 1] << 8;
681 val |= (u32) data[off - init_off + 2] << 16;
682 val |= (u32) data[off - init_off + 3] << 24;
683 pci_user_write_config_dword(dev, off, val);
684 off += 4;
685 size -= 4;
686 }
687
688 if (size >= 2) {
689 u16 val = data[off - init_off];
690 val |= (u16) data[off - init_off + 1] << 8;
691 pci_user_write_config_word(dev, off, val);
692 off += 2;
693 size -= 2;
694 }
695
696 if (size) {
697 pci_user_write_config_byte(dev, off, data[off - init_off]);
698 off++;
699 --size;
700 }
701
702 pci_config_pm_runtime_put(dev);
703
704 return count;
705}
706
707static ssize_t
708read_vpd_attr(struct file *filp, struct kobject *kobj,
709 struct bin_attribute *bin_attr,
710 char *buf, loff_t off, size_t count)
711{
712 struct pci_dev *dev =
713 to_pci_dev(container_of(kobj, struct device, kobj));
714
715 if (off > bin_attr->size)
716 count = 0;
717 else if (count > bin_attr->size - off)
718 count = bin_attr->size - off;
719
720 return pci_read_vpd(dev, off, count, buf);
721}
722
723static ssize_t
724write_vpd_attr(struct file *filp, struct kobject *kobj,
725 struct bin_attribute *bin_attr,
726 char *buf, loff_t off, size_t count)
727{
728 struct pci_dev *dev =
729 to_pci_dev(container_of(kobj, struct device, kobj));
730
731 if (off > bin_attr->size)
732 count = 0;
733 else if (count > bin_attr->size - off)
734 count = bin_attr->size - off;
735
736 return pci_write_vpd(dev, off, count, buf);
737}
738
739#ifdef HAVE_PCI_LEGACY
740/**
741 * pci_read_legacy_io - read byte(s) from legacy I/O port space
742 * @filp: open sysfs file
743 * @kobj: kobject corresponding to file to read from
744 * @bin_attr: struct bin_attribute for this file
745 * @buf: buffer to store results
746 * @off: offset into legacy I/O port space
747 * @count: number of bytes to read
748 *
749 * Reads 1, 2, or 4 bytes from legacy I/O port space using an arch specific
750 * callback routine (pci_legacy_read).
751 */
752static ssize_t
753pci_read_legacy_io(struct file *filp, struct kobject *kobj,
754 struct bin_attribute *bin_attr,
755 char *buf, loff_t off, size_t count)
756{
757 struct pci_bus *bus = to_pci_bus(container_of(kobj,
758 struct device,
759 kobj));
760
761 /* Only support 1, 2 or 4 byte accesses */
762 if (count != 1 && count != 2 && count != 4)
763 return -EINVAL;
764
765 return pci_legacy_read(bus, off, (u32 *)buf, count);
766}
767
768/**
769 * pci_write_legacy_io - write byte(s) to legacy I/O port space
770 * @filp: open sysfs file
771 * @kobj: kobject corresponding to file to read from
772 * @bin_attr: struct bin_attribute for this file
773 * @buf: buffer containing value to be written
774 * @off: offset into legacy I/O port space
775 * @count: number of bytes to write
776 *
777 * Writes 1, 2, or 4 bytes from legacy I/O port space using an arch specific
778 * callback routine (pci_legacy_write).
779 */
780static ssize_t
781pci_write_legacy_io(struct file *filp, struct kobject *kobj,
782 struct bin_attribute *bin_attr,
783 char *buf, loff_t off, size_t count)
784{
785 struct pci_bus *bus = to_pci_bus(container_of(kobj,
786 struct device,
787 kobj));
788 /* Only support 1, 2 or 4 byte accesses */
789 if (count != 1 && count != 2 && count != 4)
790 return -EINVAL;
791
792 return pci_legacy_write(bus, off, *(u32 *)buf, count);
793}
794
795/**
796 * pci_mmap_legacy_mem - map legacy PCI memory into user memory space
797 * @filp: open sysfs file
798 * @kobj: kobject corresponding to device to be mapped
799 * @attr: struct bin_attribute for this file
800 * @vma: struct vm_area_struct passed to mmap
801 *
802 * Uses an arch specific callback, pci_mmap_legacy_mem_page_range, to mmap
803 * legacy memory space (first meg of bus space) into application virtual
804 * memory space.
805 */
806static int
807pci_mmap_legacy_mem(struct file *filp, struct kobject *kobj,
808 struct bin_attribute *attr,
809 struct vm_area_struct *vma)
810{
811 struct pci_bus *bus = to_pci_bus(container_of(kobj,
812 struct device,
813 kobj));
814
815 return pci_mmap_legacy_page_range(bus, vma, pci_mmap_mem);
816}
817
818/**
819 * pci_mmap_legacy_io - map legacy PCI IO into user memory space
820 * @filp: open sysfs file
821 * @kobj: kobject corresponding to device to be mapped
822 * @attr: struct bin_attribute for this file
823 * @vma: struct vm_area_struct passed to mmap
824 *
825 * Uses an arch specific callback, pci_mmap_legacy_io_page_range, to mmap
826 * legacy IO space (first meg of bus space) into application virtual
827 * memory space. Returns -ENOSYS if the operation isn't supported
828 */
829static int
830pci_mmap_legacy_io(struct file *filp, struct kobject *kobj,
831 struct bin_attribute *attr,
832 struct vm_area_struct *vma)
833{
834 struct pci_bus *bus = to_pci_bus(container_of(kobj,
835 struct device,
836 kobj));
837
838 return pci_mmap_legacy_page_range(bus, vma, pci_mmap_io);
839}
840
841/**
842 * pci_adjust_legacy_attr - adjustment of legacy file attributes
843 * @b: bus to create files under
844 * @mmap_type: I/O port or memory
845 *
846 * Stub implementation. Can be overridden by arch if necessary.
847 */
848void __weak
849pci_adjust_legacy_attr(struct pci_bus *b, enum pci_mmap_state mmap_type)
850{
851 return;
852}
853
854/**
855 * pci_create_legacy_files - create legacy I/O port and memory files
856 * @b: bus to create files under
857 *
858 * Some platforms allow access to legacy I/O port and ISA memory space on
859 * a per-bus basis. This routine creates the files and ties them into
860 * their associated read, write and mmap files from pci-sysfs.c
861 *
862 * On error unwind, but don't propagate the error to the caller
863 * as it is ok to set up the PCI bus without these files.
864 */
865void pci_create_legacy_files(struct pci_bus *b)
866{
867 int error;
868
869 b->legacy_io = kzalloc(sizeof(struct bin_attribute) * 2,
870 GFP_ATOMIC);
871 if (!b->legacy_io)
872 goto kzalloc_err;
873
874 sysfs_bin_attr_init(b->legacy_io);
875 b->legacy_io->attr.name = "legacy_io";
876 b->legacy_io->size = 0xffff;
877 b->legacy_io->attr.mode = S_IRUSR | S_IWUSR;
878 b->legacy_io->read = pci_read_legacy_io;
879 b->legacy_io->write = pci_write_legacy_io;
880 b->legacy_io->mmap = pci_mmap_legacy_io;
881 pci_adjust_legacy_attr(b, pci_mmap_io);
882 error = device_create_bin_file(&b->dev, b->legacy_io);
883 if (error)
884 goto legacy_io_err;
885
886 /* Allocated above after the legacy_io struct */
887 b->legacy_mem = b->legacy_io + 1;
888 sysfs_bin_attr_init(b->legacy_mem);
889 b->legacy_mem->attr.name = "legacy_mem";
890 b->legacy_mem->size = 1024*1024;
891 b->legacy_mem->attr.mode = S_IRUSR | S_IWUSR;
892 b->legacy_mem->mmap = pci_mmap_legacy_mem;
893 pci_adjust_legacy_attr(b, pci_mmap_mem);
894 error = device_create_bin_file(&b->dev, b->legacy_mem);
895 if (error)
896 goto legacy_mem_err;
897
898 return;
899
900legacy_mem_err:
901 device_remove_bin_file(&b->dev, b->legacy_io);
902legacy_io_err:
903 kfree(b->legacy_io);
904 b->legacy_io = NULL;
905kzalloc_err:
906 printk(KERN_WARNING "pci: warning: could not create legacy I/O port "
907 "and ISA memory resources to sysfs\n");
908 return;
909}
910
911void pci_remove_legacy_files(struct pci_bus *b)
912{
913 if (b->legacy_io) {
914 device_remove_bin_file(&b->dev, b->legacy_io);
915 device_remove_bin_file(&b->dev, b->legacy_mem);
916 kfree(b->legacy_io); /* both are allocated here */
917 }
918}
919#endif /* HAVE_PCI_LEGACY */
920
921#ifdef HAVE_PCI_MMAP
922
923int pci_mmap_fits(struct pci_dev *pdev, int resno, struct vm_area_struct *vma,
924 enum pci_mmap_api mmap_api)
925{
926 unsigned long nr, start, size, pci_start;
927
928 if (pci_resource_len(pdev, resno) == 0)
929 return 0;
930 nr = vma_pages(vma);
931 start = vma->vm_pgoff;
932 size = ((pci_resource_len(pdev, resno) - 1) >> PAGE_SHIFT) + 1;
933 pci_start = (mmap_api == PCI_MMAP_PROCFS) ?
934 pci_resource_start(pdev, resno) >> PAGE_SHIFT : 0;
935 if (start >= pci_start && start < pci_start + size &&
936 start + nr <= pci_start + size)
937 return 1;
938 return 0;
939}
940
941/**
942 * pci_mmap_resource - map a PCI resource into user memory space
943 * @kobj: kobject for mapping
944 * @attr: struct bin_attribute for the file being mapped
945 * @vma: struct vm_area_struct passed into the mmap
946 * @write_combine: 1 for write_combine mapping
947 *
948 * Use the regular PCI mapping routines to map a PCI resource into userspace.
949 */
950static int
951pci_mmap_resource(struct kobject *kobj, struct bin_attribute *attr,
952 struct vm_area_struct *vma, int write_combine)
953{
954 struct pci_dev *pdev = to_pci_dev(container_of(kobj,
955 struct device, kobj));
956 struct resource *res = attr->private;
957 enum pci_mmap_state mmap_type;
958 resource_size_t start, end;
959 int i;
960
961 for (i = 0; i < PCI_ROM_RESOURCE; i++)
962 if (res == &pdev->resource[i])
963 break;
964 if (i >= PCI_ROM_RESOURCE)
965 return -ENODEV;
966
967 if (!pci_mmap_fits(pdev, i, vma, PCI_MMAP_SYSFS)) {
968 WARN(1, "process \"%s\" tried to map 0x%08lx bytes "
969 "at page 0x%08lx on %s BAR %d (start 0x%16Lx, size 0x%16Lx)\n",
970 current->comm, vma->vm_end-vma->vm_start, vma->vm_pgoff,
971 pci_name(pdev), i,
972 (u64)pci_resource_start(pdev, i),
973 (u64)pci_resource_len(pdev, i));
974 return -EINVAL;
975 }
976
977 /* pci_mmap_page_range() expects the same kind of entry as coming
978 * from /proc/bus/pci/ which is a "user visible" value. If this is
979 * different from the resource itself, arch will do necessary fixup.
980 */
981 pci_resource_to_user(pdev, i, res, &start, &end);
982 vma->vm_pgoff += start >> PAGE_SHIFT;
983 mmap_type = res->flags & IORESOURCE_MEM ? pci_mmap_mem : pci_mmap_io;
984
985 if (res->flags & IORESOURCE_MEM && iomem_is_exclusive(start))
986 return -EINVAL;
987
988 return pci_mmap_page_range(pdev, vma, mmap_type, write_combine);
989}
990
991static int
992pci_mmap_resource_uc(struct file *filp, struct kobject *kobj,
993 struct bin_attribute *attr,
994 struct vm_area_struct *vma)
995{
996 return pci_mmap_resource(kobj, attr, vma, 0);
997}
998
999static int
1000pci_mmap_resource_wc(struct file *filp, struct kobject *kobj,
1001 struct bin_attribute *attr,
1002 struct vm_area_struct *vma)
1003{
1004 return pci_mmap_resource(kobj, attr, vma, 1);
1005}
1006
1007static ssize_t
1008pci_resource_io(struct file *filp, struct kobject *kobj,
1009 struct bin_attribute *attr, char *buf,
1010 loff_t off, size_t count, bool write)
1011{
1012 struct pci_dev *pdev = to_pci_dev(container_of(kobj,
1013 struct device, kobj));
1014 struct resource *res = attr->private;
1015 unsigned long port = off;
1016 int i;
1017
1018 for (i = 0; i < PCI_ROM_RESOURCE; i++)
1019 if (res == &pdev->resource[i])
1020 break;
1021 if (i >= PCI_ROM_RESOURCE)
1022 return -ENODEV;
1023
1024 port += pci_resource_start(pdev, i);
1025
1026 if (port > pci_resource_end(pdev, i))
1027 return 0;
1028
1029 if (port + count - 1 > pci_resource_end(pdev, i))
1030 return -EINVAL;
1031
1032 switch (count) {
1033 case 1:
1034 if (write)
1035 outb(*(u8 *)buf, port);
1036 else
1037 *(u8 *)buf = inb(port);
1038 return 1;
1039 case 2:
1040 if (write)
1041 outw(*(u16 *)buf, port);
1042 else
1043 *(u16 *)buf = inw(port);
1044 return 2;
1045 case 4:
1046 if (write)
1047 outl(*(u32 *)buf, port);
1048 else
1049 *(u32 *)buf = inl(port);
1050 return 4;
1051 }
1052 return -EINVAL;
1053}
1054
1055static ssize_t
1056pci_read_resource_io(struct file *filp, struct kobject *kobj,
1057 struct bin_attribute *attr, char *buf,
1058 loff_t off, size_t count)
1059{
1060 return pci_resource_io(filp, kobj, attr, buf, off, count, false);
1061}
1062
1063static ssize_t
1064pci_write_resource_io(struct file *filp, struct kobject *kobj,
1065 struct bin_attribute *attr, char *buf,
1066 loff_t off, size_t count)
1067{
1068 return pci_resource_io(filp, kobj, attr, buf, off, count, true);
1069}
1070
1071/**
1072 * pci_remove_resource_files - cleanup resource files
1073 * @pdev: dev to cleanup
1074 *
1075 * If we created resource files for @pdev, remove them from sysfs and
1076 * free their resources.
1077 */
1078static void
1079pci_remove_resource_files(struct pci_dev *pdev)
1080{
1081 int i;
1082
1083 for (i = 0; i < PCI_ROM_RESOURCE; i++) {
1084 struct bin_attribute *res_attr;
1085
1086 res_attr = pdev->res_attr[i];
1087 if (res_attr) {
1088 sysfs_remove_bin_file(&pdev->dev.kobj, res_attr);
1089 kfree(res_attr);
1090 }
1091
1092 res_attr = pdev->res_attr_wc[i];
1093 if (res_attr) {
1094 sysfs_remove_bin_file(&pdev->dev.kobj, res_attr);
1095 kfree(res_attr);
1096 }
1097 }
1098}
1099
1100static int pci_create_attr(struct pci_dev *pdev, int num, int write_combine)
1101{
1102 /* allocate attribute structure, piggyback attribute name */
1103 int name_len = write_combine ? 13 : 10;
1104 struct bin_attribute *res_attr;
1105 int retval;
1106
1107 res_attr = kzalloc(sizeof(*res_attr) + name_len, GFP_ATOMIC);
1108 if (res_attr) {
1109 char *res_attr_name = (char *)(res_attr + 1);
1110
1111 sysfs_bin_attr_init(res_attr);
1112 if (write_combine) {
1113 pdev->res_attr_wc[num] = res_attr;
1114 sprintf(res_attr_name, "resource%d_wc", num);
1115 res_attr->mmap = pci_mmap_resource_wc;
1116 } else {
1117 pdev->res_attr[num] = res_attr;
1118 sprintf(res_attr_name, "resource%d", num);
1119 res_attr->mmap = pci_mmap_resource_uc;
1120 }
1121 if (pci_resource_flags(pdev, num) & IORESOURCE_IO) {
1122 res_attr->read = pci_read_resource_io;
1123 res_attr->write = pci_write_resource_io;
1124 }
1125 res_attr->attr.name = res_attr_name;
1126 res_attr->attr.mode = S_IRUSR | S_IWUSR;
1127 res_attr->size = pci_resource_len(pdev, num);
1128 res_attr->private = &pdev->resource[num];
1129 retval = sysfs_create_bin_file(&pdev->dev.kobj, res_attr);
1130 } else
1131 retval = -ENOMEM;
1132
1133 return retval;
1134}
1135
1136/**
1137 * pci_create_resource_files - create resource files in sysfs for @dev
1138 * @pdev: dev in question
1139 *
1140 * Walk the resources in @pdev creating files for each resource available.
1141 */
1142static int pci_create_resource_files(struct pci_dev *pdev)
1143{
1144 int i;
1145 int retval;
1146
1147 /* Expose the PCI resources from this device as files */
1148 for (i = 0; i < PCI_ROM_RESOURCE; i++) {
1149
1150 /* skip empty resources */
1151 if (!pci_resource_len(pdev, i))
1152 continue;
1153
1154 retval = pci_create_attr(pdev, i, 0);
1155 /* for prefetchable resources, create a WC mappable file */
1156 if (!retval && pdev->resource[i].flags & IORESOURCE_PREFETCH)
1157 retval = pci_create_attr(pdev, i, 1);
1158
1159 if (retval) {
1160 pci_remove_resource_files(pdev);
1161 return retval;
1162 }
1163 }
1164 return 0;
1165}
1166#else /* !HAVE_PCI_MMAP */
1167int __weak pci_create_resource_files(struct pci_dev *dev) { return 0; }
1168void __weak pci_remove_resource_files(struct pci_dev *dev) { return; }
1169#endif /* HAVE_PCI_MMAP */
1170
1171/**
1172 * pci_write_rom - used to enable access to the PCI ROM display
1173 * @filp: sysfs file
1174 * @kobj: kernel object handle
1175 * @bin_attr: struct bin_attribute for this file
1176 * @buf: user input
1177 * @off: file offset
1178 * @count: number of byte in input
1179 *
1180 * writing anything except 0 enables it
1181 */
1182static ssize_t
1183pci_write_rom(struct file *filp, struct kobject *kobj,
1184 struct bin_attribute *bin_attr,
1185 char *buf, loff_t off, size_t count)
1186{
1187 struct pci_dev *pdev = to_pci_dev(container_of(kobj, struct device, kobj));
1188
1189 if ((off == 0) && (*buf == '0') && (count == 2))
1190 pdev->rom_attr_enabled = 0;
1191 else
1192 pdev->rom_attr_enabled = 1;
1193
1194 return count;
1195}
1196
1197/**
1198 * pci_read_rom - read a PCI ROM
1199 * @filp: sysfs file
1200 * @kobj: kernel object handle
1201 * @bin_attr: struct bin_attribute for this file
1202 * @buf: where to put the data we read from the ROM
1203 * @off: file offset
1204 * @count: number of bytes to read
1205 *
1206 * Put @count bytes starting at @off into @buf from the ROM in the PCI
1207 * device corresponding to @kobj.
1208 */
1209static ssize_t
1210pci_read_rom(struct file *filp, struct kobject *kobj,
1211 struct bin_attribute *bin_attr,
1212 char *buf, loff_t off, size_t count)
1213{
1214 struct pci_dev *pdev = to_pci_dev(container_of(kobj, struct device, kobj));
1215 void __iomem *rom;
1216 size_t size;
1217
1218 if (!pdev->rom_attr_enabled)
1219 return -EINVAL;
1220
1221 rom = pci_map_rom(pdev, &size); /* size starts out as PCI window size */
1222 if (!rom || !size)
1223 return -EIO;
1224
1225 if (off >= size)
1226 count = 0;
1227 else {
1228 if (off + count > size)
1229 count = size - off;
1230
1231 memcpy_fromio(buf, rom + off, count);
1232 }
1233 pci_unmap_rom(pdev, rom);
1234
1235 return count;
1236}
1237
1238static struct bin_attribute pci_config_attr = {
1239 .attr = {
1240 .name = "config",
1241 .mode = S_IRUGO | S_IWUSR,
1242 },
1243 .size = PCI_CFG_SPACE_SIZE,
1244 .read = pci_read_config,
1245 .write = pci_write_config,
1246};
1247
1248static struct bin_attribute pcie_config_attr = {
1249 .attr = {
1250 .name = "config",
1251 .mode = S_IRUGO | S_IWUSR,
1252 },
1253 .size = PCI_CFG_SPACE_EXP_SIZE,
1254 .read = pci_read_config,
1255 .write = pci_write_config,
1256};
1257
1258int __weak pcibios_add_platform_entries(struct pci_dev *dev)
1259{
1260 return 0;
1261}
1262
1263static ssize_t reset_store(struct device *dev,
1264 struct device_attribute *attr, const char *buf,
1265 size_t count)
1266{
1267 struct pci_dev *pdev = to_pci_dev(dev);
1268 unsigned long val;
1269 ssize_t result = kstrtoul(buf, 0, &val);
1270
1271 if (result < 0)
1272 return result;
1273
1274 if (val != 1)
1275 return -EINVAL;
1276
1277 result = pci_reset_function(pdev);
1278 if (result < 0)
1279 return result;
1280
1281 return count;
1282}
1283
1284static struct device_attribute reset_attr = __ATTR(reset, 0200, NULL, reset_store);
1285
1286static int pci_create_capabilities_sysfs(struct pci_dev *dev)
1287{
1288 int retval;
1289 struct bin_attribute *attr;
1290
1291 /* If the device has VPD, try to expose it in sysfs. */
1292 if (dev->vpd) {
1293 attr = kzalloc(sizeof(*attr), GFP_ATOMIC);
1294 if (!attr)
1295 return -ENOMEM;
1296
1297 sysfs_bin_attr_init(attr);
1298 attr->size = dev->vpd->len;
1299 attr->attr.name = "vpd";
1300 attr->attr.mode = S_IRUSR | S_IWUSR;
1301 attr->read = read_vpd_attr;
1302 attr->write = write_vpd_attr;
1303 retval = sysfs_create_bin_file(&dev->dev.kobj, attr);
1304 if (retval) {
1305 kfree(attr);
1306 return retval;
1307 }
1308 dev->vpd->attr = attr;
1309 }
1310
1311 /* Active State Power Management */
1312 pcie_aspm_create_sysfs_dev_files(dev);
1313
1314 if (!pci_probe_reset_function(dev)) {
1315 retval = device_create_file(&dev->dev, &reset_attr);
1316 if (retval)
1317 goto error;
1318 dev->reset_fn = 1;
1319 }
1320 return 0;
1321
1322error:
1323 pcie_aspm_remove_sysfs_dev_files(dev);
1324 if (dev->vpd && dev->vpd->attr) {
1325 sysfs_remove_bin_file(&dev->dev.kobj, dev->vpd->attr);
1326 kfree(dev->vpd->attr);
1327 }
1328
1329 return retval;
1330}
1331
1332int __must_check pci_create_sysfs_dev_files (struct pci_dev *pdev)
1333{
1334 int retval;
1335 int rom_size = 0;
1336 struct bin_attribute *attr;
1337
1338 if (!sysfs_initialized)
1339 return -EACCES;
1340
1341 if (pdev->cfg_size < PCI_CFG_SPACE_EXP_SIZE)
1342 retval = sysfs_create_bin_file(&pdev->dev.kobj, &pci_config_attr);
1343 else
1344 retval = sysfs_create_bin_file(&pdev->dev.kobj, &pcie_config_attr);
1345 if (retval)
1346 goto err;
1347
1348 retval = pci_create_resource_files(pdev);
1349 if (retval)
1350 goto err_config_file;
1351
1352 if (pci_resource_len(pdev, PCI_ROM_RESOURCE))
1353 rom_size = pci_resource_len(pdev, PCI_ROM_RESOURCE);
1354 else if (pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW)
1355 rom_size = 0x20000;
1356
1357 /* If the device has a ROM, try to expose it in sysfs. */
1358 if (rom_size) {
1359 attr = kzalloc(sizeof(*attr), GFP_ATOMIC);
1360 if (!attr) {
1361 retval = -ENOMEM;
1362 goto err_resource_files;
1363 }
1364 sysfs_bin_attr_init(attr);
1365 attr->size = rom_size;
1366 attr->attr.name = "rom";
1367 attr->attr.mode = S_IRUSR | S_IWUSR;
1368 attr->read = pci_read_rom;
1369 attr->write = pci_write_rom;
1370 retval = sysfs_create_bin_file(&pdev->dev.kobj, attr);
1371 if (retval) {
1372 kfree(attr);
1373 goto err_resource_files;
1374 }
1375 pdev->rom_attr = attr;
1376 }
1377
1378 /* add platform-specific attributes */
1379 retval = pcibios_add_platform_entries(pdev);
1380 if (retval)
1381 goto err_rom_file;
1382
1383 /* add sysfs entries for various capabilities */
1384 retval = pci_create_capabilities_sysfs(pdev);
1385 if (retval)
1386 goto err_rom_file;
1387
1388 pci_create_firmware_label_files(pdev);
1389
1390 return 0;
1391
1392err_rom_file:
1393 if (rom_size) {
1394 sysfs_remove_bin_file(&pdev->dev.kobj, pdev->rom_attr);
1395 kfree(pdev->rom_attr);
1396 pdev->rom_attr = NULL;
1397 }
1398err_resource_files:
1399 pci_remove_resource_files(pdev);
1400err_config_file:
1401 if (pdev->cfg_size < PCI_CFG_SPACE_EXP_SIZE)
1402 sysfs_remove_bin_file(&pdev->dev.kobj, &pci_config_attr);
1403 else
1404 sysfs_remove_bin_file(&pdev->dev.kobj, &pcie_config_attr);
1405err:
1406 return retval;
1407}
1408
1409static void pci_remove_capabilities_sysfs(struct pci_dev *dev)
1410{
1411 if (dev->vpd && dev->vpd->attr) {
1412 sysfs_remove_bin_file(&dev->dev.kobj, dev->vpd->attr);
1413 kfree(dev->vpd->attr);
1414 }
1415
1416 pcie_aspm_remove_sysfs_dev_files(dev);
1417 if (dev->reset_fn) {
1418 device_remove_file(&dev->dev, &reset_attr);
1419 dev->reset_fn = 0;
1420 }
1421}
1422
1423/**
1424 * pci_remove_sysfs_dev_files - cleanup PCI specific sysfs files
1425 * @pdev: device whose entries we should free
1426 *
1427 * Cleanup when @pdev is removed from sysfs.
1428 */
1429void pci_remove_sysfs_dev_files(struct pci_dev *pdev)
1430{
1431 int rom_size = 0;
1432
1433 if (!sysfs_initialized)
1434 return;
1435
1436 pci_remove_capabilities_sysfs(pdev);
1437
1438 if (pdev->cfg_size < PCI_CFG_SPACE_EXP_SIZE)
1439 sysfs_remove_bin_file(&pdev->dev.kobj, &pci_config_attr);
1440 else
1441 sysfs_remove_bin_file(&pdev->dev.kobj, &pcie_config_attr);
1442
1443 pci_remove_resource_files(pdev);
1444
1445 if (pci_resource_len(pdev, PCI_ROM_RESOURCE))
1446 rom_size = pci_resource_len(pdev, PCI_ROM_RESOURCE);
1447 else if (pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW)
1448 rom_size = 0x20000;
1449
1450 if (rom_size && pdev->rom_attr) {
1451 sysfs_remove_bin_file(&pdev->dev.kobj, pdev->rom_attr);
1452 kfree(pdev->rom_attr);
1453 }
1454
1455 pci_remove_firmware_label_files(pdev);
1456
1457}
1458
1459static int __init pci_sysfs_init(void)
1460{
1461 struct pci_dev *pdev = NULL;
1462 int retval;
1463
1464 sysfs_initialized = 1;
1465 for_each_pci_dev(pdev) {
1466 retval = pci_create_sysfs_dev_files(pdev);
1467 if (retval) {
1468 pci_dev_put(pdev);
1469 return retval;
1470 }
1471 }
1472
1473 return 0;
1474}
1475
1476late_initcall(pci_sysfs_init);
1477
1478static struct attribute *pci_dev_dev_attrs[] = {
1479 &vga_attr.attr,
1480 NULL,
1481};
1482
1483static umode_t pci_dev_attrs_are_visible(struct kobject *kobj,
1484 struct attribute *a, int n)
1485{
1486 struct device *dev = container_of(kobj, struct device, kobj);
1487 struct pci_dev *pdev = to_pci_dev(dev);
1488
1489 if (a == &vga_attr.attr)
1490 if ((pdev->class >> 8) != PCI_CLASS_DISPLAY_VGA)
1491 return 0;
1492
1493 return a->mode;
1494}
1495
1496static struct attribute *pci_dev_hp_attrs[] = {
1497 &dev_remove_attr.attr,
1498 &dev_rescan_attr.attr,
1499 NULL,
1500};
1501
1502static umode_t pci_dev_hp_attrs_are_visible(struct kobject *kobj,
1503 struct attribute *a, int n)
1504{
1505 struct device *dev = container_of(kobj, struct device, kobj);
1506 struct pci_dev *pdev = to_pci_dev(dev);
1507
1508 if (pdev->is_virtfn)
1509 return 0;
1510
1511 return a->mode;
1512}
1513
1514static struct attribute_group pci_dev_hp_attr_group = {
1515 .attrs = pci_dev_hp_attrs,
1516 .is_visible = pci_dev_hp_attrs_are_visible,
1517};
1518
1519#ifdef CONFIG_PCI_IOV
1520static struct attribute *sriov_dev_attrs[] = {
1521 &sriov_totalvfs_attr.attr,
1522 &sriov_numvfs_attr.attr,
1523 NULL,
1524};
1525
1526static umode_t sriov_attrs_are_visible(struct kobject *kobj,
1527 struct attribute *a, int n)
1528{
1529 struct device *dev = container_of(kobj, struct device, kobj);
1530
1531 if (!dev_is_pf(dev))
1532 return 0;
1533
1534 return a->mode;
1535}
1536
1537static struct attribute_group sriov_dev_attr_group = {
1538 .attrs = sriov_dev_attrs,
1539 .is_visible = sriov_attrs_are_visible,
1540};
1541#endif /* CONFIG_PCI_IOV */
1542
1543static struct attribute_group pci_dev_attr_group = {
1544 .attrs = pci_dev_dev_attrs,
1545 .is_visible = pci_dev_attrs_are_visible,
1546};
1547
1548static const struct attribute_group *pci_dev_attr_groups[] = {
1549 &pci_dev_attr_group,
1550 &pci_dev_hp_attr_group,
1551#ifdef CONFIG_PCI_IOV
1552 &sriov_dev_attr_group,
1553#endif
1554 NULL,
1555};
1556
1557struct device_type pci_dev_type = {
1558 .groups = pci_dev_attr_groups,
1559};