Loading...
Note: File does not exist in v3.15.
1/*
2 * Copyright (C) 2019 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included
12 * in all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
15 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
18 * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
19 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
20 *
21 */
22
23#ifndef __NAVI10_SDMA_PKT_OPEN_H_
24#define __NAVI10_SDMA_PKT_OPEN_H_
25
26#define SDMA_OP_NOP 0
27#define SDMA_OP_COPY 1
28#define SDMA_OP_WRITE 2
29#define SDMA_OP_INDIRECT 4
30#define SDMA_OP_FENCE 5
31#define SDMA_OP_TRAP 6
32#define SDMA_OP_SEM 7
33#define SDMA_OP_POLL_REGMEM 8
34#define SDMA_OP_COND_EXE 9
35#define SDMA_OP_ATOMIC 10
36#define SDMA_OP_CONST_FILL 11
37#define SDMA_OP_PTEPDE 12
38#define SDMA_OP_TIMESTAMP 13
39#define SDMA_OP_SRBM_WRITE 14
40#define SDMA_OP_PRE_EXE 15
41#define SDMA_OP_GPUVM_INV 16
42#define SDMA_OP_GCR_REQ 17
43#define SDMA_OP_DUMMY_TRAP 32
44#define SDMA_SUBOP_TIMESTAMP_SET 0
45#define SDMA_SUBOP_TIMESTAMP_GET 1
46#define SDMA_SUBOP_TIMESTAMP_GET_GLOBAL 2
47#define SDMA_SUBOP_COPY_LINEAR 0
48#define SDMA_SUBOP_COPY_LINEAR_SUB_WIND 4
49#define SDMA_SUBOP_COPY_TILED 1
50#define SDMA_SUBOP_COPY_TILED_SUB_WIND 5
51#define SDMA_SUBOP_COPY_T2T_SUB_WIND 6
52#define SDMA_SUBOP_COPY_SOA 3
53#define SDMA_SUBOP_COPY_DIRTY_PAGE 7
54#define SDMA_SUBOP_COPY_LINEAR_PHY 8
55#define SDMA_SUBOP_COPY_LINEAR_BC 16
56#define SDMA_SUBOP_COPY_TILED_BC 17
57#define SDMA_SUBOP_COPY_LINEAR_SUB_WIND_BC 20
58#define SDMA_SUBOP_COPY_TILED_SUB_WIND_BC 21
59#define SDMA_SUBOP_COPY_T2T_SUB_WIND_BC 22
60#define SDMA_SUBOP_WRITE_LINEAR 0
61#define SDMA_SUBOP_WRITE_TILED 1
62#define SDMA_SUBOP_WRITE_TILED_BC 17
63#define SDMA_SUBOP_PTEPDE_GEN 0
64#define SDMA_SUBOP_PTEPDE_COPY 1
65#define SDMA_SUBOP_PTEPDE_RMW 2
66#define SDMA_SUBOP_PTEPDE_COPY_BACKWARDS 3
67#define SDMA_SUBOP_DATA_FILL_MULTI 1
68#define SDMA_SUBOP_POLL_REG_WRITE_MEM 1
69#define SDMA_SUBOP_POLL_DBIT_WRITE_MEM 2
70#define SDMA_SUBOP_POLL_MEM_VERIFY 3
71#define SDMA_SUBOP_VM_INVALIDATION 4
72#define HEADER_AGENT_DISPATCH 4
73#define HEADER_BARRIER 5
74#define SDMA_OP_AQL_COPY 0
75#define SDMA_OP_AQL_BARRIER_OR 0
76
77#define SDMA_GCR_RANGE_IS_PA (1 << 18)
78#define SDMA_GCR_SEQ(x) (((x) & 0x3) << 16)
79#define SDMA_GCR_GL2_WB (1 << 15)
80#define SDMA_GCR_GL2_INV (1 << 14)
81#define SDMA_GCR_GL2_DISCARD (1 << 13)
82#define SDMA_GCR_GL2_RANGE(x) (((x) & 0x3) << 11)
83#define SDMA_GCR_GL2_US (1 << 10)
84#define SDMA_GCR_GL1_INV (1 << 9)
85#define SDMA_GCR_GLV_INV (1 << 8)
86#define SDMA_GCR_GLK_INV (1 << 7)
87#define SDMA_GCR_GLK_WB (1 << 6)
88#define SDMA_GCR_GLM_INV (1 << 5)
89#define SDMA_GCR_GLM_WB (1 << 4)
90#define SDMA_GCR_GL1_RANGE(x) (((x) & 0x3) << 2)
91#define SDMA_GCR_GLI_INV(x) (((x) & 0x3) << 0)
92
93/*define for op field*/
94#define SDMA_PKT_HEADER_op_offset 0
95#define SDMA_PKT_HEADER_op_mask 0x000000FF
96#define SDMA_PKT_HEADER_op_shift 0
97#define SDMA_PKT_HEADER_OP(x) (((x) & SDMA_PKT_HEADER_op_mask) << SDMA_PKT_HEADER_op_shift)
98
99/*define for sub_op field*/
100#define SDMA_PKT_HEADER_sub_op_offset 0
101#define SDMA_PKT_HEADER_sub_op_mask 0x000000FF
102#define SDMA_PKT_HEADER_sub_op_shift 8
103#define SDMA_PKT_HEADER_SUB_OP(x) (((x) & SDMA_PKT_HEADER_sub_op_mask) << SDMA_PKT_HEADER_sub_op_shift)
104
105/*
106** Definitions for SDMA_PKT_COPY_LINEAR packet
107*/
108
109/*define for HEADER word*/
110/*define for op field*/
111#define SDMA_PKT_COPY_LINEAR_HEADER_op_offset 0
112#define SDMA_PKT_COPY_LINEAR_HEADER_op_mask 0x000000FF
113#define SDMA_PKT_COPY_LINEAR_HEADER_op_shift 0
114#define SDMA_PKT_COPY_LINEAR_HEADER_OP(x) (((x) & SDMA_PKT_COPY_LINEAR_HEADER_op_mask) << SDMA_PKT_COPY_LINEAR_HEADER_op_shift)
115
116/*define for sub_op field*/
117#define SDMA_PKT_COPY_LINEAR_HEADER_sub_op_offset 0
118#define SDMA_PKT_COPY_LINEAR_HEADER_sub_op_mask 0x000000FF
119#define SDMA_PKT_COPY_LINEAR_HEADER_sub_op_shift 8
120#define SDMA_PKT_COPY_LINEAR_HEADER_SUB_OP(x) (((x) & SDMA_PKT_COPY_LINEAR_HEADER_sub_op_mask) << SDMA_PKT_COPY_LINEAR_HEADER_sub_op_shift)
121
122/*define for encrypt field*/
123#define SDMA_PKT_COPY_LINEAR_HEADER_encrypt_offset 0
124#define SDMA_PKT_COPY_LINEAR_HEADER_encrypt_mask 0x00000001
125#define SDMA_PKT_COPY_LINEAR_HEADER_encrypt_shift 16
126#define SDMA_PKT_COPY_LINEAR_HEADER_ENCRYPT(x) (((x) & SDMA_PKT_COPY_LINEAR_HEADER_encrypt_mask) << SDMA_PKT_COPY_LINEAR_HEADER_encrypt_shift)
127
128/*define for tmz field*/
129#define SDMA_PKT_COPY_LINEAR_HEADER_tmz_offset 0
130#define SDMA_PKT_COPY_LINEAR_HEADER_tmz_mask 0x00000001
131#define SDMA_PKT_COPY_LINEAR_HEADER_tmz_shift 18
132#define SDMA_PKT_COPY_LINEAR_HEADER_TMZ(x) (((x) & SDMA_PKT_COPY_LINEAR_HEADER_tmz_mask) << SDMA_PKT_COPY_LINEAR_HEADER_tmz_shift)
133
134/*define for backwards field*/
135#define SDMA_PKT_COPY_LINEAR_HEADER_backwards_offset 0
136#define SDMA_PKT_COPY_LINEAR_HEADER_backwards_mask 0x00000001
137#define SDMA_PKT_COPY_LINEAR_HEADER_backwards_shift 25
138#define SDMA_PKT_COPY_LINEAR_HEADER_BACKWARDS(x) (((x) & SDMA_PKT_COPY_LINEAR_HEADER_backwards_mask) << SDMA_PKT_COPY_LINEAR_HEADER_backwards_shift)
139
140/*define for broadcast field*/
141#define SDMA_PKT_COPY_LINEAR_HEADER_broadcast_offset 0
142#define SDMA_PKT_COPY_LINEAR_HEADER_broadcast_mask 0x00000001
143#define SDMA_PKT_COPY_LINEAR_HEADER_broadcast_shift 27
144#define SDMA_PKT_COPY_LINEAR_HEADER_BROADCAST(x) (((x) & SDMA_PKT_COPY_LINEAR_HEADER_broadcast_mask) << SDMA_PKT_COPY_LINEAR_HEADER_broadcast_shift)
145
146/*define for COUNT word*/
147/*define for count field*/
148#define SDMA_PKT_COPY_LINEAR_COUNT_count_offset 1
149#define SDMA_PKT_COPY_LINEAR_COUNT_count_mask 0x003FFFFF
150#define SDMA_PKT_COPY_LINEAR_COUNT_count_shift 0
151#define SDMA_PKT_COPY_LINEAR_COUNT_COUNT(x) (((x) & SDMA_PKT_COPY_LINEAR_COUNT_count_mask) << SDMA_PKT_COPY_LINEAR_COUNT_count_shift)
152
153/*define for PARAMETER word*/
154/*define for dst_sw field*/
155#define SDMA_PKT_COPY_LINEAR_PARAMETER_dst_sw_offset 2
156#define SDMA_PKT_COPY_LINEAR_PARAMETER_dst_sw_mask 0x00000003
157#define SDMA_PKT_COPY_LINEAR_PARAMETER_dst_sw_shift 16
158#define SDMA_PKT_COPY_LINEAR_PARAMETER_DST_SW(x) (((x) & SDMA_PKT_COPY_LINEAR_PARAMETER_dst_sw_mask) << SDMA_PKT_COPY_LINEAR_PARAMETER_dst_sw_shift)
159
160/*define for src_sw field*/
161#define SDMA_PKT_COPY_LINEAR_PARAMETER_src_sw_offset 2
162#define SDMA_PKT_COPY_LINEAR_PARAMETER_src_sw_mask 0x00000003
163#define SDMA_PKT_COPY_LINEAR_PARAMETER_src_sw_shift 24
164#define SDMA_PKT_COPY_LINEAR_PARAMETER_SRC_SW(x) (((x) & SDMA_PKT_COPY_LINEAR_PARAMETER_src_sw_mask) << SDMA_PKT_COPY_LINEAR_PARAMETER_src_sw_shift)
165
166/*define for SRC_ADDR_LO word*/
167/*define for src_addr_31_0 field*/
168#define SDMA_PKT_COPY_LINEAR_SRC_ADDR_LO_src_addr_31_0_offset 3
169#define SDMA_PKT_COPY_LINEAR_SRC_ADDR_LO_src_addr_31_0_mask 0xFFFFFFFF
170#define SDMA_PKT_COPY_LINEAR_SRC_ADDR_LO_src_addr_31_0_shift 0
171#define SDMA_PKT_COPY_LINEAR_SRC_ADDR_LO_SRC_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_LINEAR_SRC_ADDR_LO_src_addr_31_0_mask) << SDMA_PKT_COPY_LINEAR_SRC_ADDR_LO_src_addr_31_0_shift)
172
173/*define for SRC_ADDR_HI word*/
174/*define for src_addr_63_32 field*/
175#define SDMA_PKT_COPY_LINEAR_SRC_ADDR_HI_src_addr_63_32_offset 4
176#define SDMA_PKT_COPY_LINEAR_SRC_ADDR_HI_src_addr_63_32_mask 0xFFFFFFFF
177#define SDMA_PKT_COPY_LINEAR_SRC_ADDR_HI_src_addr_63_32_shift 0
178#define SDMA_PKT_COPY_LINEAR_SRC_ADDR_HI_SRC_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_LINEAR_SRC_ADDR_HI_src_addr_63_32_mask) << SDMA_PKT_COPY_LINEAR_SRC_ADDR_HI_src_addr_63_32_shift)
179
180/*define for DST_ADDR_LO word*/
181/*define for dst_addr_31_0 field*/
182#define SDMA_PKT_COPY_LINEAR_DST_ADDR_LO_dst_addr_31_0_offset 5
183#define SDMA_PKT_COPY_LINEAR_DST_ADDR_LO_dst_addr_31_0_mask 0xFFFFFFFF
184#define SDMA_PKT_COPY_LINEAR_DST_ADDR_LO_dst_addr_31_0_shift 0
185#define SDMA_PKT_COPY_LINEAR_DST_ADDR_LO_DST_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_LINEAR_DST_ADDR_LO_dst_addr_31_0_mask) << SDMA_PKT_COPY_LINEAR_DST_ADDR_LO_dst_addr_31_0_shift)
186
187/*define for DST_ADDR_HI word*/
188/*define for dst_addr_63_32 field*/
189#define SDMA_PKT_COPY_LINEAR_DST_ADDR_HI_dst_addr_63_32_offset 6
190#define SDMA_PKT_COPY_LINEAR_DST_ADDR_HI_dst_addr_63_32_mask 0xFFFFFFFF
191#define SDMA_PKT_COPY_LINEAR_DST_ADDR_HI_dst_addr_63_32_shift 0
192#define SDMA_PKT_COPY_LINEAR_DST_ADDR_HI_DST_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_LINEAR_DST_ADDR_HI_dst_addr_63_32_mask) << SDMA_PKT_COPY_LINEAR_DST_ADDR_HI_dst_addr_63_32_shift)
193
194
195/*
196** Definitions for SDMA_PKT_COPY_LINEAR_BC packet
197*/
198
199/*define for HEADER word*/
200/*define for op field*/
201#define SDMA_PKT_COPY_LINEAR_BC_HEADER_op_offset 0
202#define SDMA_PKT_COPY_LINEAR_BC_HEADER_op_mask 0x000000FF
203#define SDMA_PKT_COPY_LINEAR_BC_HEADER_op_shift 0
204#define SDMA_PKT_COPY_LINEAR_BC_HEADER_OP(x) (((x) & SDMA_PKT_COPY_LINEAR_BC_HEADER_op_mask) << SDMA_PKT_COPY_LINEAR_BC_HEADER_op_shift)
205
206/*define for sub_op field*/
207#define SDMA_PKT_COPY_LINEAR_BC_HEADER_sub_op_offset 0
208#define SDMA_PKT_COPY_LINEAR_BC_HEADER_sub_op_mask 0x000000FF
209#define SDMA_PKT_COPY_LINEAR_BC_HEADER_sub_op_shift 8
210#define SDMA_PKT_COPY_LINEAR_BC_HEADER_SUB_OP(x) (((x) & SDMA_PKT_COPY_LINEAR_BC_HEADER_sub_op_mask) << SDMA_PKT_COPY_LINEAR_BC_HEADER_sub_op_shift)
211
212/*define for COUNT word*/
213/*define for count field*/
214#define SDMA_PKT_COPY_LINEAR_BC_COUNT_count_offset 1
215#define SDMA_PKT_COPY_LINEAR_BC_COUNT_count_mask 0x003FFFFF
216#define SDMA_PKT_COPY_LINEAR_BC_COUNT_count_shift 0
217#define SDMA_PKT_COPY_LINEAR_BC_COUNT_COUNT(x) (((x) & SDMA_PKT_COPY_LINEAR_BC_COUNT_count_mask) << SDMA_PKT_COPY_LINEAR_BC_COUNT_count_shift)
218
219/*define for PARAMETER word*/
220/*define for dst_sw field*/
221#define SDMA_PKT_COPY_LINEAR_BC_PARAMETER_dst_sw_offset 2
222#define SDMA_PKT_COPY_LINEAR_BC_PARAMETER_dst_sw_mask 0x00000003
223#define SDMA_PKT_COPY_LINEAR_BC_PARAMETER_dst_sw_shift 16
224#define SDMA_PKT_COPY_LINEAR_BC_PARAMETER_DST_SW(x) (((x) & SDMA_PKT_COPY_LINEAR_BC_PARAMETER_dst_sw_mask) << SDMA_PKT_COPY_LINEAR_BC_PARAMETER_dst_sw_shift)
225
226/*define for dst_ha field*/
227#define SDMA_PKT_COPY_LINEAR_BC_PARAMETER_dst_ha_offset 2
228#define SDMA_PKT_COPY_LINEAR_BC_PARAMETER_dst_ha_mask 0x00000001
229#define SDMA_PKT_COPY_LINEAR_BC_PARAMETER_dst_ha_shift 22
230#define SDMA_PKT_COPY_LINEAR_BC_PARAMETER_DST_HA(x) (((x) & SDMA_PKT_COPY_LINEAR_BC_PARAMETER_dst_ha_mask) << SDMA_PKT_COPY_LINEAR_BC_PARAMETER_dst_ha_shift)
231
232/*define for src_sw field*/
233#define SDMA_PKT_COPY_LINEAR_BC_PARAMETER_src_sw_offset 2
234#define SDMA_PKT_COPY_LINEAR_BC_PARAMETER_src_sw_mask 0x00000003
235#define SDMA_PKT_COPY_LINEAR_BC_PARAMETER_src_sw_shift 24
236#define SDMA_PKT_COPY_LINEAR_BC_PARAMETER_SRC_SW(x) (((x) & SDMA_PKT_COPY_LINEAR_BC_PARAMETER_src_sw_mask) << SDMA_PKT_COPY_LINEAR_BC_PARAMETER_src_sw_shift)
237
238/*define for src_ha field*/
239#define SDMA_PKT_COPY_LINEAR_BC_PARAMETER_src_ha_offset 2
240#define SDMA_PKT_COPY_LINEAR_BC_PARAMETER_src_ha_mask 0x00000001
241#define SDMA_PKT_COPY_LINEAR_BC_PARAMETER_src_ha_shift 30
242#define SDMA_PKT_COPY_LINEAR_BC_PARAMETER_SRC_HA(x) (((x) & SDMA_PKT_COPY_LINEAR_BC_PARAMETER_src_ha_mask) << SDMA_PKT_COPY_LINEAR_BC_PARAMETER_src_ha_shift)
243
244/*define for SRC_ADDR_LO word*/
245/*define for src_addr_31_0 field*/
246#define SDMA_PKT_COPY_LINEAR_BC_SRC_ADDR_LO_src_addr_31_0_offset 3
247#define SDMA_PKT_COPY_LINEAR_BC_SRC_ADDR_LO_src_addr_31_0_mask 0xFFFFFFFF
248#define SDMA_PKT_COPY_LINEAR_BC_SRC_ADDR_LO_src_addr_31_0_shift 0
249#define SDMA_PKT_COPY_LINEAR_BC_SRC_ADDR_LO_SRC_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_LINEAR_BC_SRC_ADDR_LO_src_addr_31_0_mask) << SDMA_PKT_COPY_LINEAR_BC_SRC_ADDR_LO_src_addr_31_0_shift)
250
251/*define for SRC_ADDR_HI word*/
252/*define for src_addr_63_32 field*/
253#define SDMA_PKT_COPY_LINEAR_BC_SRC_ADDR_HI_src_addr_63_32_offset 4
254#define SDMA_PKT_COPY_LINEAR_BC_SRC_ADDR_HI_src_addr_63_32_mask 0xFFFFFFFF
255#define SDMA_PKT_COPY_LINEAR_BC_SRC_ADDR_HI_src_addr_63_32_shift 0
256#define SDMA_PKT_COPY_LINEAR_BC_SRC_ADDR_HI_SRC_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_LINEAR_BC_SRC_ADDR_HI_src_addr_63_32_mask) << SDMA_PKT_COPY_LINEAR_BC_SRC_ADDR_HI_src_addr_63_32_shift)
257
258/*define for DST_ADDR_LO word*/
259/*define for dst_addr_31_0 field*/
260#define SDMA_PKT_COPY_LINEAR_BC_DST_ADDR_LO_dst_addr_31_0_offset 5
261#define SDMA_PKT_COPY_LINEAR_BC_DST_ADDR_LO_dst_addr_31_0_mask 0xFFFFFFFF
262#define SDMA_PKT_COPY_LINEAR_BC_DST_ADDR_LO_dst_addr_31_0_shift 0
263#define SDMA_PKT_COPY_LINEAR_BC_DST_ADDR_LO_DST_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_LINEAR_BC_DST_ADDR_LO_dst_addr_31_0_mask) << SDMA_PKT_COPY_LINEAR_BC_DST_ADDR_LO_dst_addr_31_0_shift)
264
265/*define for DST_ADDR_HI word*/
266/*define for dst_addr_63_32 field*/
267#define SDMA_PKT_COPY_LINEAR_BC_DST_ADDR_HI_dst_addr_63_32_offset 6
268#define SDMA_PKT_COPY_LINEAR_BC_DST_ADDR_HI_dst_addr_63_32_mask 0xFFFFFFFF
269#define SDMA_PKT_COPY_LINEAR_BC_DST_ADDR_HI_dst_addr_63_32_shift 0
270#define SDMA_PKT_COPY_LINEAR_BC_DST_ADDR_HI_DST_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_LINEAR_BC_DST_ADDR_HI_dst_addr_63_32_mask) << SDMA_PKT_COPY_LINEAR_BC_DST_ADDR_HI_dst_addr_63_32_shift)
271
272
273/*
274** Definitions for SDMA_PKT_COPY_DIRTY_PAGE packet
275*/
276
277/*define for HEADER word*/
278/*define for op field*/
279#define SDMA_PKT_COPY_DIRTY_PAGE_HEADER_op_offset 0
280#define SDMA_PKT_COPY_DIRTY_PAGE_HEADER_op_mask 0x000000FF
281#define SDMA_PKT_COPY_DIRTY_PAGE_HEADER_op_shift 0
282#define SDMA_PKT_COPY_DIRTY_PAGE_HEADER_OP(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_HEADER_op_mask) << SDMA_PKT_COPY_DIRTY_PAGE_HEADER_op_shift)
283
284/*define for sub_op field*/
285#define SDMA_PKT_COPY_DIRTY_PAGE_HEADER_sub_op_offset 0
286#define SDMA_PKT_COPY_DIRTY_PAGE_HEADER_sub_op_mask 0x000000FF
287#define SDMA_PKT_COPY_DIRTY_PAGE_HEADER_sub_op_shift 8
288#define SDMA_PKT_COPY_DIRTY_PAGE_HEADER_SUB_OP(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_HEADER_sub_op_mask) << SDMA_PKT_COPY_DIRTY_PAGE_HEADER_sub_op_shift)
289
290/*define for tmz field*/
291#define SDMA_PKT_COPY_DIRTY_PAGE_HEADER_tmz_offset 0
292#define SDMA_PKT_COPY_DIRTY_PAGE_HEADER_tmz_mask 0x00000001
293#define SDMA_PKT_COPY_DIRTY_PAGE_HEADER_tmz_shift 18
294#define SDMA_PKT_COPY_DIRTY_PAGE_HEADER_TMZ(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_HEADER_tmz_mask) << SDMA_PKT_COPY_DIRTY_PAGE_HEADER_tmz_shift)
295
296/*define for all field*/
297#define SDMA_PKT_COPY_DIRTY_PAGE_HEADER_all_offset 0
298#define SDMA_PKT_COPY_DIRTY_PAGE_HEADER_all_mask 0x00000001
299#define SDMA_PKT_COPY_DIRTY_PAGE_HEADER_all_shift 31
300#define SDMA_PKT_COPY_DIRTY_PAGE_HEADER_ALL(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_HEADER_all_mask) << SDMA_PKT_COPY_DIRTY_PAGE_HEADER_all_shift)
301
302/*define for COUNT word*/
303/*define for count field*/
304#define SDMA_PKT_COPY_DIRTY_PAGE_COUNT_count_offset 1
305#define SDMA_PKT_COPY_DIRTY_PAGE_COUNT_count_mask 0x003FFFFF
306#define SDMA_PKT_COPY_DIRTY_PAGE_COUNT_count_shift 0
307#define SDMA_PKT_COPY_DIRTY_PAGE_COUNT_COUNT(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_COUNT_count_mask) << SDMA_PKT_COPY_DIRTY_PAGE_COUNT_count_shift)
308
309/*define for PARAMETER word*/
310/*define for dst_mtype field*/
311#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_mtype_offset 2
312#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_mtype_mask 0x00000007
313#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_mtype_shift 3
314#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_DST_MTYPE(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_mtype_mask) << SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_mtype_shift)
315
316/*define for dst_l2_policy field*/
317#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_l2_policy_offset 2
318#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_l2_policy_mask 0x00000003
319#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_l2_policy_shift 6
320#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_DST_L2_POLICY(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_l2_policy_mask) << SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_l2_policy_shift)
321
322/*define for src_mtype field*/
323#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_mtype_offset 2
324#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_mtype_mask 0x00000007
325#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_mtype_shift 11
326#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_SRC_MTYPE(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_mtype_mask) << SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_mtype_shift)
327
328/*define for src_l2_policy field*/
329#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_l2_policy_offset 2
330#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_l2_policy_mask 0x00000003
331#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_l2_policy_shift 14
332#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_SRC_L2_POLICY(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_l2_policy_mask) << SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_l2_policy_shift)
333
334/*define for dst_sw field*/
335#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_sw_offset 2
336#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_sw_mask 0x00000003
337#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_sw_shift 16
338#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_DST_SW(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_sw_mask) << SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_sw_shift)
339
340/*define for dst_gcc field*/
341#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_gcc_offset 2
342#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_gcc_mask 0x00000001
343#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_gcc_shift 19
344#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_DST_GCC(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_gcc_mask) << SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_gcc_shift)
345
346/*define for dst_sys field*/
347#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_sys_offset 2
348#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_sys_mask 0x00000001
349#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_sys_shift 20
350#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_DST_SYS(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_sys_mask) << SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_sys_shift)
351
352/*define for dst_snoop field*/
353#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_snoop_offset 2
354#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_snoop_mask 0x00000001
355#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_snoop_shift 22
356#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_DST_SNOOP(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_snoop_mask) << SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_snoop_shift)
357
358/*define for dst_gpa field*/
359#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_gpa_offset 2
360#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_gpa_mask 0x00000001
361#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_gpa_shift 23
362#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_DST_GPA(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_gpa_mask) << SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_dst_gpa_shift)
363
364/*define for src_sw field*/
365#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_sw_offset 2
366#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_sw_mask 0x00000003
367#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_sw_shift 24
368#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_SRC_SW(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_sw_mask) << SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_sw_shift)
369
370/*define for src_sys field*/
371#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_sys_offset 2
372#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_sys_mask 0x00000001
373#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_sys_shift 28
374#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_SRC_SYS(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_sys_mask) << SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_sys_shift)
375
376/*define for src_snoop field*/
377#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_snoop_offset 2
378#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_snoop_mask 0x00000001
379#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_snoop_shift 30
380#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_SRC_SNOOP(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_snoop_mask) << SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_snoop_shift)
381
382/*define for src_gpa field*/
383#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_gpa_offset 2
384#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_gpa_mask 0x00000001
385#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_gpa_shift 31
386#define SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_SRC_GPA(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_gpa_mask) << SDMA_PKT_COPY_DIRTY_PAGE_PARAMETER_src_gpa_shift)
387
388/*define for SRC_ADDR_LO word*/
389/*define for src_addr_31_0 field*/
390#define SDMA_PKT_COPY_DIRTY_PAGE_SRC_ADDR_LO_src_addr_31_0_offset 3
391#define SDMA_PKT_COPY_DIRTY_PAGE_SRC_ADDR_LO_src_addr_31_0_mask 0xFFFFFFFF
392#define SDMA_PKT_COPY_DIRTY_PAGE_SRC_ADDR_LO_src_addr_31_0_shift 0
393#define SDMA_PKT_COPY_DIRTY_PAGE_SRC_ADDR_LO_SRC_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_SRC_ADDR_LO_src_addr_31_0_mask) << SDMA_PKT_COPY_DIRTY_PAGE_SRC_ADDR_LO_src_addr_31_0_shift)
394
395/*define for SRC_ADDR_HI word*/
396/*define for src_addr_63_32 field*/
397#define SDMA_PKT_COPY_DIRTY_PAGE_SRC_ADDR_HI_src_addr_63_32_offset 4
398#define SDMA_PKT_COPY_DIRTY_PAGE_SRC_ADDR_HI_src_addr_63_32_mask 0xFFFFFFFF
399#define SDMA_PKT_COPY_DIRTY_PAGE_SRC_ADDR_HI_src_addr_63_32_shift 0
400#define SDMA_PKT_COPY_DIRTY_PAGE_SRC_ADDR_HI_SRC_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_SRC_ADDR_HI_src_addr_63_32_mask) << SDMA_PKT_COPY_DIRTY_PAGE_SRC_ADDR_HI_src_addr_63_32_shift)
401
402/*define for DST_ADDR_LO word*/
403/*define for dst_addr_31_0 field*/
404#define SDMA_PKT_COPY_DIRTY_PAGE_DST_ADDR_LO_dst_addr_31_0_offset 5
405#define SDMA_PKT_COPY_DIRTY_PAGE_DST_ADDR_LO_dst_addr_31_0_mask 0xFFFFFFFF
406#define SDMA_PKT_COPY_DIRTY_PAGE_DST_ADDR_LO_dst_addr_31_0_shift 0
407#define SDMA_PKT_COPY_DIRTY_PAGE_DST_ADDR_LO_DST_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_DST_ADDR_LO_dst_addr_31_0_mask) << SDMA_PKT_COPY_DIRTY_PAGE_DST_ADDR_LO_dst_addr_31_0_shift)
408
409/*define for DST_ADDR_HI word*/
410/*define for dst_addr_63_32 field*/
411#define SDMA_PKT_COPY_DIRTY_PAGE_DST_ADDR_HI_dst_addr_63_32_offset 6
412#define SDMA_PKT_COPY_DIRTY_PAGE_DST_ADDR_HI_dst_addr_63_32_mask 0xFFFFFFFF
413#define SDMA_PKT_COPY_DIRTY_PAGE_DST_ADDR_HI_dst_addr_63_32_shift 0
414#define SDMA_PKT_COPY_DIRTY_PAGE_DST_ADDR_HI_DST_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_DIRTY_PAGE_DST_ADDR_HI_dst_addr_63_32_mask) << SDMA_PKT_COPY_DIRTY_PAGE_DST_ADDR_HI_dst_addr_63_32_shift)
415
416
417/*
418** Definitions for SDMA_PKT_COPY_PHYSICAL_LINEAR packet
419*/
420
421/*define for HEADER word*/
422/*define for op field*/
423#define SDMA_PKT_COPY_PHYSICAL_LINEAR_HEADER_op_offset 0
424#define SDMA_PKT_COPY_PHYSICAL_LINEAR_HEADER_op_mask 0x000000FF
425#define SDMA_PKT_COPY_PHYSICAL_LINEAR_HEADER_op_shift 0
426#define SDMA_PKT_COPY_PHYSICAL_LINEAR_HEADER_OP(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_HEADER_op_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_HEADER_op_shift)
427
428/*define for sub_op field*/
429#define SDMA_PKT_COPY_PHYSICAL_LINEAR_HEADER_sub_op_offset 0
430#define SDMA_PKT_COPY_PHYSICAL_LINEAR_HEADER_sub_op_mask 0x000000FF
431#define SDMA_PKT_COPY_PHYSICAL_LINEAR_HEADER_sub_op_shift 8
432#define SDMA_PKT_COPY_PHYSICAL_LINEAR_HEADER_SUB_OP(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_HEADER_sub_op_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_HEADER_sub_op_shift)
433
434/*define for tmz field*/
435#define SDMA_PKT_COPY_PHYSICAL_LINEAR_HEADER_tmz_offset 0
436#define SDMA_PKT_COPY_PHYSICAL_LINEAR_HEADER_tmz_mask 0x00000001
437#define SDMA_PKT_COPY_PHYSICAL_LINEAR_HEADER_tmz_shift 18
438#define SDMA_PKT_COPY_PHYSICAL_LINEAR_HEADER_TMZ(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_HEADER_tmz_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_HEADER_tmz_shift)
439
440/*define for COUNT word*/
441/*define for count field*/
442#define SDMA_PKT_COPY_PHYSICAL_LINEAR_COUNT_count_offset 1
443#define SDMA_PKT_COPY_PHYSICAL_LINEAR_COUNT_count_mask 0x003FFFFF
444#define SDMA_PKT_COPY_PHYSICAL_LINEAR_COUNT_count_shift 0
445#define SDMA_PKT_COPY_PHYSICAL_LINEAR_COUNT_COUNT(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_COUNT_count_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_COUNT_count_shift)
446
447/*define for PARAMETER word*/
448/*define for dst_mtype field*/
449#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_mtype_offset 2
450#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_mtype_mask 0x00000007
451#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_mtype_shift 3
452#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_DST_MTYPE(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_mtype_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_mtype_shift)
453
454/*define for dst_l2_policy field*/
455#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_l2_policy_offset 2
456#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_l2_policy_mask 0x00000003
457#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_l2_policy_shift 6
458#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_DST_L2_POLICY(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_l2_policy_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_l2_policy_shift)
459
460/*define for src_mtype field*/
461#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_mtype_offset 2
462#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_mtype_mask 0x00000007
463#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_mtype_shift 11
464#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_SRC_MTYPE(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_mtype_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_mtype_shift)
465
466/*define for src_l2_policy field*/
467#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_l2_policy_offset 2
468#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_l2_policy_mask 0x00000003
469#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_l2_policy_shift 14
470#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_SRC_L2_POLICY(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_l2_policy_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_l2_policy_shift)
471
472/*define for dst_sw field*/
473#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_sw_offset 2
474#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_sw_mask 0x00000003
475#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_sw_shift 16
476#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_DST_SW(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_sw_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_sw_shift)
477
478/*define for dst_gcc field*/
479#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_gcc_offset 2
480#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_gcc_mask 0x00000001
481#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_gcc_shift 19
482#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_DST_GCC(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_gcc_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_gcc_shift)
483
484/*define for dst_sys field*/
485#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_sys_offset 2
486#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_sys_mask 0x00000001
487#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_sys_shift 20
488#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_DST_SYS(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_sys_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_sys_shift)
489
490/*define for dst_log field*/
491#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_log_offset 2
492#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_log_mask 0x00000001
493#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_log_shift 21
494#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_DST_LOG(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_log_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_log_shift)
495
496/*define for dst_snoop field*/
497#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_snoop_offset 2
498#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_snoop_mask 0x00000001
499#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_snoop_shift 22
500#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_DST_SNOOP(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_snoop_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_snoop_shift)
501
502/*define for dst_gpa field*/
503#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_gpa_offset 2
504#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_gpa_mask 0x00000001
505#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_gpa_shift 23
506#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_DST_GPA(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_gpa_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_dst_gpa_shift)
507
508/*define for src_sw field*/
509#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_sw_offset 2
510#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_sw_mask 0x00000003
511#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_sw_shift 24
512#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_SRC_SW(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_sw_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_sw_shift)
513
514/*define for src_gcc field*/
515#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_gcc_offset 2
516#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_gcc_mask 0x00000001
517#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_gcc_shift 27
518#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_SRC_GCC(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_gcc_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_gcc_shift)
519
520/*define for src_sys field*/
521#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_sys_offset 2
522#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_sys_mask 0x00000001
523#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_sys_shift 28
524#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_SRC_SYS(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_sys_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_sys_shift)
525
526/*define for src_snoop field*/
527#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_snoop_offset 2
528#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_snoop_mask 0x00000001
529#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_snoop_shift 30
530#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_SRC_SNOOP(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_snoop_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_snoop_shift)
531
532/*define for src_gpa field*/
533#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_gpa_offset 2
534#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_gpa_mask 0x00000001
535#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_gpa_shift 31
536#define SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_SRC_GPA(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_gpa_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_PARAMETER_src_gpa_shift)
537
538/*define for SRC_ADDR_LO word*/
539/*define for src_addr_31_0 field*/
540#define SDMA_PKT_COPY_PHYSICAL_LINEAR_SRC_ADDR_LO_src_addr_31_0_offset 3
541#define SDMA_PKT_COPY_PHYSICAL_LINEAR_SRC_ADDR_LO_src_addr_31_0_mask 0xFFFFFFFF
542#define SDMA_PKT_COPY_PHYSICAL_LINEAR_SRC_ADDR_LO_src_addr_31_0_shift 0
543#define SDMA_PKT_COPY_PHYSICAL_LINEAR_SRC_ADDR_LO_SRC_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_SRC_ADDR_LO_src_addr_31_0_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_SRC_ADDR_LO_src_addr_31_0_shift)
544
545/*define for SRC_ADDR_HI word*/
546/*define for src_addr_63_32 field*/
547#define SDMA_PKT_COPY_PHYSICAL_LINEAR_SRC_ADDR_HI_src_addr_63_32_offset 4
548#define SDMA_PKT_COPY_PHYSICAL_LINEAR_SRC_ADDR_HI_src_addr_63_32_mask 0xFFFFFFFF
549#define SDMA_PKT_COPY_PHYSICAL_LINEAR_SRC_ADDR_HI_src_addr_63_32_shift 0
550#define SDMA_PKT_COPY_PHYSICAL_LINEAR_SRC_ADDR_HI_SRC_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_SRC_ADDR_HI_src_addr_63_32_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_SRC_ADDR_HI_src_addr_63_32_shift)
551
552/*define for DST_ADDR_LO word*/
553/*define for dst_addr_31_0 field*/
554#define SDMA_PKT_COPY_PHYSICAL_LINEAR_DST_ADDR_LO_dst_addr_31_0_offset 5
555#define SDMA_PKT_COPY_PHYSICAL_LINEAR_DST_ADDR_LO_dst_addr_31_0_mask 0xFFFFFFFF
556#define SDMA_PKT_COPY_PHYSICAL_LINEAR_DST_ADDR_LO_dst_addr_31_0_shift 0
557#define SDMA_PKT_COPY_PHYSICAL_LINEAR_DST_ADDR_LO_DST_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_DST_ADDR_LO_dst_addr_31_0_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_DST_ADDR_LO_dst_addr_31_0_shift)
558
559/*define for DST_ADDR_HI word*/
560/*define for dst_addr_63_32 field*/
561#define SDMA_PKT_COPY_PHYSICAL_LINEAR_DST_ADDR_HI_dst_addr_63_32_offset 6
562#define SDMA_PKT_COPY_PHYSICAL_LINEAR_DST_ADDR_HI_dst_addr_63_32_mask 0xFFFFFFFF
563#define SDMA_PKT_COPY_PHYSICAL_LINEAR_DST_ADDR_HI_dst_addr_63_32_shift 0
564#define SDMA_PKT_COPY_PHYSICAL_LINEAR_DST_ADDR_HI_DST_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_PHYSICAL_LINEAR_DST_ADDR_HI_dst_addr_63_32_mask) << SDMA_PKT_COPY_PHYSICAL_LINEAR_DST_ADDR_HI_dst_addr_63_32_shift)
565
566
567/*
568** Definitions for SDMA_PKT_COPY_BROADCAST_LINEAR packet
569*/
570
571/*define for HEADER word*/
572/*define for op field*/
573#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_op_offset 0
574#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_op_mask 0x000000FF
575#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_op_shift 0
576#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_OP(x) (((x) & SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_op_mask) << SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_op_shift)
577
578/*define for sub_op field*/
579#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_sub_op_offset 0
580#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_sub_op_mask 0x000000FF
581#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_sub_op_shift 8
582#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_SUB_OP(x) (((x) & SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_sub_op_mask) << SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_sub_op_shift)
583
584/*define for encrypt field*/
585#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_encrypt_offset 0
586#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_encrypt_mask 0x00000001
587#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_encrypt_shift 16
588#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_ENCRYPT(x) (((x) & SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_encrypt_mask) << SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_encrypt_shift)
589
590/*define for tmz field*/
591#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_tmz_offset 0
592#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_tmz_mask 0x00000001
593#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_tmz_shift 18
594#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_TMZ(x) (((x) & SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_tmz_mask) << SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_tmz_shift)
595
596/*define for broadcast field*/
597#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_broadcast_offset 0
598#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_broadcast_mask 0x00000001
599#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_broadcast_shift 27
600#define SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_BROADCAST(x) (((x) & SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_broadcast_mask) << SDMA_PKT_COPY_BROADCAST_LINEAR_HEADER_broadcast_shift)
601
602/*define for COUNT word*/
603/*define for count field*/
604#define SDMA_PKT_COPY_BROADCAST_LINEAR_COUNT_count_offset 1
605#define SDMA_PKT_COPY_BROADCAST_LINEAR_COUNT_count_mask 0x003FFFFF
606#define SDMA_PKT_COPY_BROADCAST_LINEAR_COUNT_count_shift 0
607#define SDMA_PKT_COPY_BROADCAST_LINEAR_COUNT_COUNT(x) (((x) & SDMA_PKT_COPY_BROADCAST_LINEAR_COUNT_count_mask) << SDMA_PKT_COPY_BROADCAST_LINEAR_COUNT_count_shift)
608
609/*define for PARAMETER word*/
610/*define for dst2_sw field*/
611#define SDMA_PKT_COPY_BROADCAST_LINEAR_PARAMETER_dst2_sw_offset 2
612#define SDMA_PKT_COPY_BROADCAST_LINEAR_PARAMETER_dst2_sw_mask 0x00000003
613#define SDMA_PKT_COPY_BROADCAST_LINEAR_PARAMETER_dst2_sw_shift 8
614#define SDMA_PKT_COPY_BROADCAST_LINEAR_PARAMETER_DST2_SW(x) (((x) & SDMA_PKT_COPY_BROADCAST_LINEAR_PARAMETER_dst2_sw_mask) << SDMA_PKT_COPY_BROADCAST_LINEAR_PARAMETER_dst2_sw_shift)
615
616/*define for dst1_sw field*/
617#define SDMA_PKT_COPY_BROADCAST_LINEAR_PARAMETER_dst1_sw_offset 2
618#define SDMA_PKT_COPY_BROADCAST_LINEAR_PARAMETER_dst1_sw_mask 0x00000003
619#define SDMA_PKT_COPY_BROADCAST_LINEAR_PARAMETER_dst1_sw_shift 16
620#define SDMA_PKT_COPY_BROADCAST_LINEAR_PARAMETER_DST1_SW(x) (((x) & SDMA_PKT_COPY_BROADCAST_LINEAR_PARAMETER_dst1_sw_mask) << SDMA_PKT_COPY_BROADCAST_LINEAR_PARAMETER_dst1_sw_shift)
621
622/*define for src_sw field*/
623#define SDMA_PKT_COPY_BROADCAST_LINEAR_PARAMETER_src_sw_offset 2
624#define SDMA_PKT_COPY_BROADCAST_LINEAR_PARAMETER_src_sw_mask 0x00000003
625#define SDMA_PKT_COPY_BROADCAST_LINEAR_PARAMETER_src_sw_shift 24
626#define SDMA_PKT_COPY_BROADCAST_LINEAR_PARAMETER_SRC_SW(x) (((x) & SDMA_PKT_COPY_BROADCAST_LINEAR_PARAMETER_src_sw_mask) << SDMA_PKT_COPY_BROADCAST_LINEAR_PARAMETER_src_sw_shift)
627
628/*define for SRC_ADDR_LO word*/
629/*define for src_addr_31_0 field*/
630#define SDMA_PKT_COPY_BROADCAST_LINEAR_SRC_ADDR_LO_src_addr_31_0_offset 3
631#define SDMA_PKT_COPY_BROADCAST_LINEAR_SRC_ADDR_LO_src_addr_31_0_mask 0xFFFFFFFF
632#define SDMA_PKT_COPY_BROADCAST_LINEAR_SRC_ADDR_LO_src_addr_31_0_shift 0
633#define SDMA_PKT_COPY_BROADCAST_LINEAR_SRC_ADDR_LO_SRC_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_BROADCAST_LINEAR_SRC_ADDR_LO_src_addr_31_0_mask) << SDMA_PKT_COPY_BROADCAST_LINEAR_SRC_ADDR_LO_src_addr_31_0_shift)
634
635/*define for SRC_ADDR_HI word*/
636/*define for src_addr_63_32 field*/
637#define SDMA_PKT_COPY_BROADCAST_LINEAR_SRC_ADDR_HI_src_addr_63_32_offset 4
638#define SDMA_PKT_COPY_BROADCAST_LINEAR_SRC_ADDR_HI_src_addr_63_32_mask 0xFFFFFFFF
639#define SDMA_PKT_COPY_BROADCAST_LINEAR_SRC_ADDR_HI_src_addr_63_32_shift 0
640#define SDMA_PKT_COPY_BROADCAST_LINEAR_SRC_ADDR_HI_SRC_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_BROADCAST_LINEAR_SRC_ADDR_HI_src_addr_63_32_mask) << SDMA_PKT_COPY_BROADCAST_LINEAR_SRC_ADDR_HI_src_addr_63_32_shift)
641
642/*define for DST1_ADDR_LO word*/
643/*define for dst1_addr_31_0 field*/
644#define SDMA_PKT_COPY_BROADCAST_LINEAR_DST1_ADDR_LO_dst1_addr_31_0_offset 5
645#define SDMA_PKT_COPY_BROADCAST_LINEAR_DST1_ADDR_LO_dst1_addr_31_0_mask 0xFFFFFFFF
646#define SDMA_PKT_COPY_BROADCAST_LINEAR_DST1_ADDR_LO_dst1_addr_31_0_shift 0
647#define SDMA_PKT_COPY_BROADCAST_LINEAR_DST1_ADDR_LO_DST1_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_BROADCAST_LINEAR_DST1_ADDR_LO_dst1_addr_31_0_mask) << SDMA_PKT_COPY_BROADCAST_LINEAR_DST1_ADDR_LO_dst1_addr_31_0_shift)
648
649/*define for DST1_ADDR_HI word*/
650/*define for dst1_addr_63_32 field*/
651#define SDMA_PKT_COPY_BROADCAST_LINEAR_DST1_ADDR_HI_dst1_addr_63_32_offset 6
652#define SDMA_PKT_COPY_BROADCAST_LINEAR_DST1_ADDR_HI_dst1_addr_63_32_mask 0xFFFFFFFF
653#define SDMA_PKT_COPY_BROADCAST_LINEAR_DST1_ADDR_HI_dst1_addr_63_32_shift 0
654#define SDMA_PKT_COPY_BROADCAST_LINEAR_DST1_ADDR_HI_DST1_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_BROADCAST_LINEAR_DST1_ADDR_HI_dst1_addr_63_32_mask) << SDMA_PKT_COPY_BROADCAST_LINEAR_DST1_ADDR_HI_dst1_addr_63_32_shift)
655
656/*define for DST2_ADDR_LO word*/
657/*define for dst2_addr_31_0 field*/
658#define SDMA_PKT_COPY_BROADCAST_LINEAR_DST2_ADDR_LO_dst2_addr_31_0_offset 7
659#define SDMA_PKT_COPY_BROADCAST_LINEAR_DST2_ADDR_LO_dst2_addr_31_0_mask 0xFFFFFFFF
660#define SDMA_PKT_COPY_BROADCAST_LINEAR_DST2_ADDR_LO_dst2_addr_31_0_shift 0
661#define SDMA_PKT_COPY_BROADCAST_LINEAR_DST2_ADDR_LO_DST2_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_BROADCAST_LINEAR_DST2_ADDR_LO_dst2_addr_31_0_mask) << SDMA_PKT_COPY_BROADCAST_LINEAR_DST2_ADDR_LO_dst2_addr_31_0_shift)
662
663/*define for DST2_ADDR_HI word*/
664/*define for dst2_addr_63_32 field*/
665#define SDMA_PKT_COPY_BROADCAST_LINEAR_DST2_ADDR_HI_dst2_addr_63_32_offset 8
666#define SDMA_PKT_COPY_BROADCAST_LINEAR_DST2_ADDR_HI_dst2_addr_63_32_mask 0xFFFFFFFF
667#define SDMA_PKT_COPY_BROADCAST_LINEAR_DST2_ADDR_HI_dst2_addr_63_32_shift 0
668#define SDMA_PKT_COPY_BROADCAST_LINEAR_DST2_ADDR_HI_DST2_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_BROADCAST_LINEAR_DST2_ADDR_HI_dst2_addr_63_32_mask) << SDMA_PKT_COPY_BROADCAST_LINEAR_DST2_ADDR_HI_dst2_addr_63_32_shift)
669
670
671/*
672** Definitions for SDMA_PKT_COPY_LINEAR_SUBWIN packet
673*/
674
675/*define for HEADER word*/
676/*define for op field*/
677#define SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_op_offset 0
678#define SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_op_mask 0x000000FF
679#define SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_op_shift 0
680#define SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_OP(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_op_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_op_shift)
681
682/*define for sub_op field*/
683#define SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_sub_op_offset 0
684#define SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_sub_op_mask 0x000000FF
685#define SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_sub_op_shift 8
686#define SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_SUB_OP(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_sub_op_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_sub_op_shift)
687
688/*define for tmz field*/
689#define SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_tmz_offset 0
690#define SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_tmz_mask 0x00000001
691#define SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_tmz_shift 18
692#define SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_TMZ(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_tmz_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_tmz_shift)
693
694/*define for elementsize field*/
695#define SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_elementsize_offset 0
696#define SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_elementsize_mask 0x00000007
697#define SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_elementsize_shift 29
698#define SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_ELEMENTSIZE(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_elementsize_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_HEADER_elementsize_shift)
699
700/*define for SRC_ADDR_LO word*/
701/*define for src_addr_31_0 field*/
702#define SDMA_PKT_COPY_LINEAR_SUBWIN_SRC_ADDR_LO_src_addr_31_0_offset 1
703#define SDMA_PKT_COPY_LINEAR_SUBWIN_SRC_ADDR_LO_src_addr_31_0_mask 0xFFFFFFFF
704#define SDMA_PKT_COPY_LINEAR_SUBWIN_SRC_ADDR_LO_src_addr_31_0_shift 0
705#define SDMA_PKT_COPY_LINEAR_SUBWIN_SRC_ADDR_LO_SRC_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_SRC_ADDR_LO_src_addr_31_0_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_SRC_ADDR_LO_src_addr_31_0_shift)
706
707/*define for SRC_ADDR_HI word*/
708/*define for src_addr_63_32 field*/
709#define SDMA_PKT_COPY_LINEAR_SUBWIN_SRC_ADDR_HI_src_addr_63_32_offset 2
710#define SDMA_PKT_COPY_LINEAR_SUBWIN_SRC_ADDR_HI_src_addr_63_32_mask 0xFFFFFFFF
711#define SDMA_PKT_COPY_LINEAR_SUBWIN_SRC_ADDR_HI_src_addr_63_32_shift 0
712#define SDMA_PKT_COPY_LINEAR_SUBWIN_SRC_ADDR_HI_SRC_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_SRC_ADDR_HI_src_addr_63_32_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_SRC_ADDR_HI_src_addr_63_32_shift)
713
714/*define for DW_3 word*/
715/*define for src_x field*/
716#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_3_src_x_offset 3
717#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_3_src_x_mask 0x00003FFF
718#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_3_src_x_shift 0
719#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_3_SRC_X(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_DW_3_src_x_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_DW_3_src_x_shift)
720
721/*define for src_y field*/
722#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_3_src_y_offset 3
723#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_3_src_y_mask 0x00003FFF
724#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_3_src_y_shift 16
725#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_3_SRC_Y(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_DW_3_src_y_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_DW_3_src_y_shift)
726
727/*define for DW_4 word*/
728/*define for src_z field*/
729#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_4_src_z_offset 4
730#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_4_src_z_mask 0x00001FFF
731#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_4_src_z_shift 0
732#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_4_SRC_Z(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_DW_4_src_z_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_DW_4_src_z_shift)
733
734/*define for src_pitch field*/
735#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_4_src_pitch_offset 4
736#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_4_src_pitch_mask 0x0007FFFF
737#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_4_src_pitch_shift 13
738#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_4_SRC_PITCH(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_DW_4_src_pitch_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_DW_4_src_pitch_shift)
739
740/*define for DW_5 word*/
741/*define for src_slice_pitch field*/
742#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_5_src_slice_pitch_offset 5
743#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_5_src_slice_pitch_mask 0x0FFFFFFF
744#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_5_src_slice_pitch_shift 0
745#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_5_SRC_SLICE_PITCH(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_DW_5_src_slice_pitch_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_DW_5_src_slice_pitch_shift)
746
747/*define for DST_ADDR_LO word*/
748/*define for dst_addr_31_0 field*/
749#define SDMA_PKT_COPY_LINEAR_SUBWIN_DST_ADDR_LO_dst_addr_31_0_offset 6
750#define SDMA_PKT_COPY_LINEAR_SUBWIN_DST_ADDR_LO_dst_addr_31_0_mask 0xFFFFFFFF
751#define SDMA_PKT_COPY_LINEAR_SUBWIN_DST_ADDR_LO_dst_addr_31_0_shift 0
752#define SDMA_PKT_COPY_LINEAR_SUBWIN_DST_ADDR_LO_DST_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_DST_ADDR_LO_dst_addr_31_0_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_DST_ADDR_LO_dst_addr_31_0_shift)
753
754/*define for DST_ADDR_HI word*/
755/*define for dst_addr_63_32 field*/
756#define SDMA_PKT_COPY_LINEAR_SUBWIN_DST_ADDR_HI_dst_addr_63_32_offset 7
757#define SDMA_PKT_COPY_LINEAR_SUBWIN_DST_ADDR_HI_dst_addr_63_32_mask 0xFFFFFFFF
758#define SDMA_PKT_COPY_LINEAR_SUBWIN_DST_ADDR_HI_dst_addr_63_32_shift 0
759#define SDMA_PKT_COPY_LINEAR_SUBWIN_DST_ADDR_HI_DST_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_DST_ADDR_HI_dst_addr_63_32_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_DST_ADDR_HI_dst_addr_63_32_shift)
760
761/*define for DW_8 word*/
762/*define for dst_x field*/
763#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_8_dst_x_offset 8
764#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_8_dst_x_mask 0x00003FFF
765#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_8_dst_x_shift 0
766#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_8_DST_X(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_DW_8_dst_x_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_DW_8_dst_x_shift)
767
768/*define for dst_y field*/
769#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_8_dst_y_offset 8
770#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_8_dst_y_mask 0x00003FFF
771#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_8_dst_y_shift 16
772#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_8_DST_Y(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_DW_8_dst_y_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_DW_8_dst_y_shift)
773
774/*define for DW_9 word*/
775/*define for dst_z field*/
776#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_9_dst_z_offset 9
777#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_9_dst_z_mask 0x00001FFF
778#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_9_dst_z_shift 0
779#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_9_DST_Z(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_DW_9_dst_z_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_DW_9_dst_z_shift)
780
781/*define for dst_pitch field*/
782#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_9_dst_pitch_offset 9
783#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_9_dst_pitch_mask 0x0007FFFF
784#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_9_dst_pitch_shift 13
785#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_9_DST_PITCH(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_DW_9_dst_pitch_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_DW_9_dst_pitch_shift)
786
787/*define for DW_10 word*/
788/*define for dst_slice_pitch field*/
789#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_10_dst_slice_pitch_offset 10
790#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_10_dst_slice_pitch_mask 0x0FFFFFFF
791#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_10_dst_slice_pitch_shift 0
792#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_10_DST_SLICE_PITCH(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_DW_10_dst_slice_pitch_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_DW_10_dst_slice_pitch_shift)
793
794/*define for DW_11 word*/
795/*define for rect_x field*/
796#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_11_rect_x_offset 11
797#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_11_rect_x_mask 0x00003FFF
798#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_11_rect_x_shift 0
799#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_11_RECT_X(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_DW_11_rect_x_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_DW_11_rect_x_shift)
800
801/*define for rect_y field*/
802#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_11_rect_y_offset 11
803#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_11_rect_y_mask 0x00003FFF
804#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_11_rect_y_shift 16
805#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_11_RECT_Y(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_DW_11_rect_y_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_DW_11_rect_y_shift)
806
807/*define for DW_12 word*/
808/*define for rect_z field*/
809#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_12_rect_z_offset 12
810#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_12_rect_z_mask 0x00001FFF
811#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_12_rect_z_shift 0
812#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_12_RECT_Z(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_DW_12_rect_z_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_DW_12_rect_z_shift)
813
814/*define for dst_sw field*/
815#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_12_dst_sw_offset 12
816#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_12_dst_sw_mask 0x00000003
817#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_12_dst_sw_shift 16
818#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_12_DST_SW(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_DW_12_dst_sw_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_DW_12_dst_sw_shift)
819
820/*define for src_sw field*/
821#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_12_src_sw_offset 12
822#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_12_src_sw_mask 0x00000003
823#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_12_src_sw_shift 24
824#define SDMA_PKT_COPY_LINEAR_SUBWIN_DW_12_SRC_SW(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_DW_12_src_sw_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_DW_12_src_sw_shift)
825
826
827/*
828** Definitions for SDMA_PKT_COPY_LINEAR_SUBWIN_BC packet
829*/
830
831/*define for HEADER word*/
832/*define for op field*/
833#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_HEADER_op_offset 0
834#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_HEADER_op_mask 0x000000FF
835#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_HEADER_op_shift 0
836#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_HEADER_OP(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_HEADER_op_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_HEADER_op_shift)
837
838/*define for sub_op field*/
839#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_HEADER_sub_op_offset 0
840#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_HEADER_sub_op_mask 0x000000FF
841#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_HEADER_sub_op_shift 8
842#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_HEADER_SUB_OP(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_HEADER_sub_op_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_HEADER_sub_op_shift)
843
844/*define for elementsize field*/
845#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_HEADER_elementsize_offset 0
846#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_HEADER_elementsize_mask 0x00000007
847#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_HEADER_elementsize_shift 29
848#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_HEADER_ELEMENTSIZE(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_HEADER_elementsize_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_HEADER_elementsize_shift)
849
850/*define for SRC_ADDR_LO word*/
851/*define for src_addr_31_0 field*/
852#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_SRC_ADDR_LO_src_addr_31_0_offset 1
853#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_SRC_ADDR_LO_src_addr_31_0_mask 0xFFFFFFFF
854#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_SRC_ADDR_LO_src_addr_31_0_shift 0
855#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_SRC_ADDR_LO_SRC_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_SRC_ADDR_LO_src_addr_31_0_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_SRC_ADDR_LO_src_addr_31_0_shift)
856
857/*define for SRC_ADDR_HI word*/
858/*define for src_addr_63_32 field*/
859#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_SRC_ADDR_HI_src_addr_63_32_offset 2
860#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_SRC_ADDR_HI_src_addr_63_32_mask 0xFFFFFFFF
861#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_SRC_ADDR_HI_src_addr_63_32_shift 0
862#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_SRC_ADDR_HI_SRC_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_SRC_ADDR_HI_src_addr_63_32_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_SRC_ADDR_HI_src_addr_63_32_shift)
863
864/*define for DW_3 word*/
865/*define for src_x field*/
866#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_3_src_x_offset 3
867#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_3_src_x_mask 0x00003FFF
868#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_3_src_x_shift 0
869#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_3_SRC_X(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_3_src_x_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_3_src_x_shift)
870
871/*define for src_y field*/
872#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_3_src_y_offset 3
873#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_3_src_y_mask 0x00003FFF
874#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_3_src_y_shift 16
875#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_3_SRC_Y(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_3_src_y_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_3_src_y_shift)
876
877/*define for DW_4 word*/
878/*define for src_z field*/
879#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_4_src_z_offset 4
880#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_4_src_z_mask 0x000007FF
881#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_4_src_z_shift 0
882#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_4_SRC_Z(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_4_src_z_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_4_src_z_shift)
883
884/*define for src_pitch field*/
885#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_4_src_pitch_offset 4
886#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_4_src_pitch_mask 0x00003FFF
887#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_4_src_pitch_shift 13
888#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_4_SRC_PITCH(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_4_src_pitch_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_4_src_pitch_shift)
889
890/*define for DW_5 word*/
891/*define for src_slice_pitch field*/
892#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_5_src_slice_pitch_offset 5
893#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_5_src_slice_pitch_mask 0x0FFFFFFF
894#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_5_src_slice_pitch_shift 0
895#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_5_SRC_SLICE_PITCH(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_5_src_slice_pitch_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_5_src_slice_pitch_shift)
896
897/*define for DST_ADDR_LO word*/
898/*define for dst_addr_31_0 field*/
899#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DST_ADDR_LO_dst_addr_31_0_offset 6
900#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DST_ADDR_LO_dst_addr_31_0_mask 0xFFFFFFFF
901#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DST_ADDR_LO_dst_addr_31_0_shift 0
902#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DST_ADDR_LO_DST_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DST_ADDR_LO_dst_addr_31_0_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DST_ADDR_LO_dst_addr_31_0_shift)
903
904/*define for DST_ADDR_HI word*/
905/*define for dst_addr_63_32 field*/
906#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DST_ADDR_HI_dst_addr_63_32_offset 7
907#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DST_ADDR_HI_dst_addr_63_32_mask 0xFFFFFFFF
908#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DST_ADDR_HI_dst_addr_63_32_shift 0
909#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DST_ADDR_HI_DST_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DST_ADDR_HI_dst_addr_63_32_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DST_ADDR_HI_dst_addr_63_32_shift)
910
911/*define for DW_8 word*/
912/*define for dst_x field*/
913#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_8_dst_x_offset 8
914#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_8_dst_x_mask 0x00003FFF
915#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_8_dst_x_shift 0
916#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_8_DST_X(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_8_dst_x_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_8_dst_x_shift)
917
918/*define for dst_y field*/
919#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_8_dst_y_offset 8
920#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_8_dst_y_mask 0x00003FFF
921#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_8_dst_y_shift 16
922#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_8_DST_Y(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_8_dst_y_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_8_dst_y_shift)
923
924/*define for DW_9 word*/
925/*define for dst_z field*/
926#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_9_dst_z_offset 9
927#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_9_dst_z_mask 0x000007FF
928#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_9_dst_z_shift 0
929#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_9_DST_Z(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_9_dst_z_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_9_dst_z_shift)
930
931/*define for dst_pitch field*/
932#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_9_dst_pitch_offset 9
933#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_9_dst_pitch_mask 0x00003FFF
934#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_9_dst_pitch_shift 13
935#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_9_DST_PITCH(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_9_dst_pitch_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_9_dst_pitch_shift)
936
937/*define for DW_10 word*/
938/*define for dst_slice_pitch field*/
939#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_10_dst_slice_pitch_offset 10
940#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_10_dst_slice_pitch_mask 0x0FFFFFFF
941#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_10_dst_slice_pitch_shift 0
942#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_10_DST_SLICE_PITCH(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_10_dst_slice_pitch_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_10_dst_slice_pitch_shift)
943
944/*define for DW_11 word*/
945/*define for rect_x field*/
946#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_11_rect_x_offset 11
947#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_11_rect_x_mask 0x00003FFF
948#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_11_rect_x_shift 0
949#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_11_RECT_X(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_11_rect_x_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_11_rect_x_shift)
950
951/*define for rect_y field*/
952#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_11_rect_y_offset 11
953#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_11_rect_y_mask 0x00003FFF
954#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_11_rect_y_shift 16
955#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_11_RECT_Y(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_11_rect_y_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_11_rect_y_shift)
956
957/*define for DW_12 word*/
958/*define for rect_z field*/
959#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_rect_z_offset 12
960#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_rect_z_mask 0x000007FF
961#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_rect_z_shift 0
962#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_RECT_Z(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_rect_z_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_rect_z_shift)
963
964/*define for dst_sw field*/
965#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_dst_sw_offset 12
966#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_dst_sw_mask 0x00000003
967#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_dst_sw_shift 16
968#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_DST_SW(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_dst_sw_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_dst_sw_shift)
969
970/*define for dst_ha field*/
971#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_dst_ha_offset 12
972#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_dst_ha_mask 0x00000001
973#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_dst_ha_shift 22
974#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_DST_HA(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_dst_ha_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_dst_ha_shift)
975
976/*define for src_sw field*/
977#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_src_sw_offset 12
978#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_src_sw_mask 0x00000003
979#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_src_sw_shift 24
980#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_SRC_SW(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_src_sw_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_src_sw_shift)
981
982/*define for src_ha field*/
983#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_src_ha_offset 12
984#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_src_ha_mask 0x00000001
985#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_src_ha_shift 30
986#define SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_SRC_HA(x) (((x) & SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_src_ha_mask) << SDMA_PKT_COPY_LINEAR_SUBWIN_BC_DW_12_src_ha_shift)
987
988
989/*
990** Definitions for SDMA_PKT_COPY_TILED packet
991*/
992
993/*define for HEADER word*/
994/*define for op field*/
995#define SDMA_PKT_COPY_TILED_HEADER_op_offset 0
996#define SDMA_PKT_COPY_TILED_HEADER_op_mask 0x000000FF
997#define SDMA_PKT_COPY_TILED_HEADER_op_shift 0
998#define SDMA_PKT_COPY_TILED_HEADER_OP(x) (((x) & SDMA_PKT_COPY_TILED_HEADER_op_mask) << SDMA_PKT_COPY_TILED_HEADER_op_shift)
999
1000/*define for sub_op field*/
1001#define SDMA_PKT_COPY_TILED_HEADER_sub_op_offset 0
1002#define SDMA_PKT_COPY_TILED_HEADER_sub_op_mask 0x000000FF
1003#define SDMA_PKT_COPY_TILED_HEADER_sub_op_shift 8
1004#define SDMA_PKT_COPY_TILED_HEADER_SUB_OP(x) (((x) & SDMA_PKT_COPY_TILED_HEADER_sub_op_mask) << SDMA_PKT_COPY_TILED_HEADER_sub_op_shift)
1005
1006/*define for encrypt field*/
1007#define SDMA_PKT_COPY_TILED_HEADER_encrypt_offset 0
1008#define SDMA_PKT_COPY_TILED_HEADER_encrypt_mask 0x00000001
1009#define SDMA_PKT_COPY_TILED_HEADER_encrypt_shift 16
1010#define SDMA_PKT_COPY_TILED_HEADER_ENCRYPT(x) (((x) & SDMA_PKT_COPY_TILED_HEADER_encrypt_mask) << SDMA_PKT_COPY_TILED_HEADER_encrypt_shift)
1011
1012/*define for tmz field*/
1013#define SDMA_PKT_COPY_TILED_HEADER_tmz_offset 0
1014#define SDMA_PKT_COPY_TILED_HEADER_tmz_mask 0x00000001
1015#define SDMA_PKT_COPY_TILED_HEADER_tmz_shift 18
1016#define SDMA_PKT_COPY_TILED_HEADER_TMZ(x) (((x) & SDMA_PKT_COPY_TILED_HEADER_tmz_mask) << SDMA_PKT_COPY_TILED_HEADER_tmz_shift)
1017
1018/*define for detile field*/
1019#define SDMA_PKT_COPY_TILED_HEADER_detile_offset 0
1020#define SDMA_PKT_COPY_TILED_HEADER_detile_mask 0x00000001
1021#define SDMA_PKT_COPY_TILED_HEADER_detile_shift 31
1022#define SDMA_PKT_COPY_TILED_HEADER_DETILE(x) (((x) & SDMA_PKT_COPY_TILED_HEADER_detile_mask) << SDMA_PKT_COPY_TILED_HEADER_detile_shift)
1023
1024/*define for TILED_ADDR_LO word*/
1025/*define for tiled_addr_31_0 field*/
1026#define SDMA_PKT_COPY_TILED_TILED_ADDR_LO_tiled_addr_31_0_offset 1
1027#define SDMA_PKT_COPY_TILED_TILED_ADDR_LO_tiled_addr_31_0_mask 0xFFFFFFFF
1028#define SDMA_PKT_COPY_TILED_TILED_ADDR_LO_tiled_addr_31_0_shift 0
1029#define SDMA_PKT_COPY_TILED_TILED_ADDR_LO_TILED_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_TILED_TILED_ADDR_LO_tiled_addr_31_0_mask) << SDMA_PKT_COPY_TILED_TILED_ADDR_LO_tiled_addr_31_0_shift)
1030
1031/*define for TILED_ADDR_HI word*/
1032/*define for tiled_addr_63_32 field*/
1033#define SDMA_PKT_COPY_TILED_TILED_ADDR_HI_tiled_addr_63_32_offset 2
1034#define SDMA_PKT_COPY_TILED_TILED_ADDR_HI_tiled_addr_63_32_mask 0xFFFFFFFF
1035#define SDMA_PKT_COPY_TILED_TILED_ADDR_HI_tiled_addr_63_32_shift 0
1036#define SDMA_PKT_COPY_TILED_TILED_ADDR_HI_TILED_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_TILED_TILED_ADDR_HI_tiled_addr_63_32_mask) << SDMA_PKT_COPY_TILED_TILED_ADDR_HI_tiled_addr_63_32_shift)
1037
1038/*define for DW_3 word*/
1039/*define for width field*/
1040#define SDMA_PKT_COPY_TILED_DW_3_width_offset 3
1041#define SDMA_PKT_COPY_TILED_DW_3_width_mask 0x00003FFF
1042#define SDMA_PKT_COPY_TILED_DW_3_width_shift 0
1043#define SDMA_PKT_COPY_TILED_DW_3_WIDTH(x) (((x) & SDMA_PKT_COPY_TILED_DW_3_width_mask) << SDMA_PKT_COPY_TILED_DW_3_width_shift)
1044
1045/*define for DW_4 word*/
1046/*define for height field*/
1047#define SDMA_PKT_COPY_TILED_DW_4_height_offset 4
1048#define SDMA_PKT_COPY_TILED_DW_4_height_mask 0x00003FFF
1049#define SDMA_PKT_COPY_TILED_DW_4_height_shift 0
1050#define SDMA_PKT_COPY_TILED_DW_4_HEIGHT(x) (((x) & SDMA_PKT_COPY_TILED_DW_4_height_mask) << SDMA_PKT_COPY_TILED_DW_4_height_shift)
1051
1052/*define for depth field*/
1053#define SDMA_PKT_COPY_TILED_DW_4_depth_offset 4
1054#define SDMA_PKT_COPY_TILED_DW_4_depth_mask 0x00001FFF
1055#define SDMA_PKT_COPY_TILED_DW_4_depth_shift 16
1056#define SDMA_PKT_COPY_TILED_DW_4_DEPTH(x) (((x) & SDMA_PKT_COPY_TILED_DW_4_depth_mask) << SDMA_PKT_COPY_TILED_DW_4_depth_shift)
1057
1058/*define for DW_5 word*/
1059/*define for element_size field*/
1060#define SDMA_PKT_COPY_TILED_DW_5_element_size_offset 5
1061#define SDMA_PKT_COPY_TILED_DW_5_element_size_mask 0x00000007
1062#define SDMA_PKT_COPY_TILED_DW_5_element_size_shift 0
1063#define SDMA_PKT_COPY_TILED_DW_5_ELEMENT_SIZE(x) (((x) & SDMA_PKT_COPY_TILED_DW_5_element_size_mask) << SDMA_PKT_COPY_TILED_DW_5_element_size_shift)
1064
1065/*define for swizzle_mode field*/
1066#define SDMA_PKT_COPY_TILED_DW_5_swizzle_mode_offset 5
1067#define SDMA_PKT_COPY_TILED_DW_5_swizzle_mode_mask 0x0000001F
1068#define SDMA_PKT_COPY_TILED_DW_5_swizzle_mode_shift 3
1069#define SDMA_PKT_COPY_TILED_DW_5_SWIZZLE_MODE(x) (((x) & SDMA_PKT_COPY_TILED_DW_5_swizzle_mode_mask) << SDMA_PKT_COPY_TILED_DW_5_swizzle_mode_shift)
1070
1071/*define for dimension field*/
1072#define SDMA_PKT_COPY_TILED_DW_5_dimension_offset 5
1073#define SDMA_PKT_COPY_TILED_DW_5_dimension_mask 0x00000003
1074#define SDMA_PKT_COPY_TILED_DW_5_dimension_shift 9
1075#define SDMA_PKT_COPY_TILED_DW_5_DIMENSION(x) (((x) & SDMA_PKT_COPY_TILED_DW_5_dimension_mask) << SDMA_PKT_COPY_TILED_DW_5_dimension_shift)
1076
1077/*define for mip_max field*/
1078#define SDMA_PKT_COPY_TILED_DW_5_mip_max_offset 5
1079#define SDMA_PKT_COPY_TILED_DW_5_mip_max_mask 0x0000000F
1080#define SDMA_PKT_COPY_TILED_DW_5_mip_max_shift 16
1081#define SDMA_PKT_COPY_TILED_DW_5_MIP_MAX(x) (((x) & SDMA_PKT_COPY_TILED_DW_5_mip_max_mask) << SDMA_PKT_COPY_TILED_DW_5_mip_max_shift)
1082
1083/*define for DW_6 word*/
1084/*define for x field*/
1085#define SDMA_PKT_COPY_TILED_DW_6_x_offset 6
1086#define SDMA_PKT_COPY_TILED_DW_6_x_mask 0x00003FFF
1087#define SDMA_PKT_COPY_TILED_DW_6_x_shift 0
1088#define SDMA_PKT_COPY_TILED_DW_6_X(x) (((x) & SDMA_PKT_COPY_TILED_DW_6_x_mask) << SDMA_PKT_COPY_TILED_DW_6_x_shift)
1089
1090/*define for y field*/
1091#define SDMA_PKT_COPY_TILED_DW_6_y_offset 6
1092#define SDMA_PKT_COPY_TILED_DW_6_y_mask 0x00003FFF
1093#define SDMA_PKT_COPY_TILED_DW_6_y_shift 16
1094#define SDMA_PKT_COPY_TILED_DW_6_Y(x) (((x) & SDMA_PKT_COPY_TILED_DW_6_y_mask) << SDMA_PKT_COPY_TILED_DW_6_y_shift)
1095
1096/*define for DW_7 word*/
1097/*define for z field*/
1098#define SDMA_PKT_COPY_TILED_DW_7_z_offset 7
1099#define SDMA_PKT_COPY_TILED_DW_7_z_mask 0x00001FFF
1100#define SDMA_PKT_COPY_TILED_DW_7_z_shift 0
1101#define SDMA_PKT_COPY_TILED_DW_7_Z(x) (((x) & SDMA_PKT_COPY_TILED_DW_7_z_mask) << SDMA_PKT_COPY_TILED_DW_7_z_shift)
1102
1103/*define for linear_sw field*/
1104#define SDMA_PKT_COPY_TILED_DW_7_linear_sw_offset 7
1105#define SDMA_PKT_COPY_TILED_DW_7_linear_sw_mask 0x00000003
1106#define SDMA_PKT_COPY_TILED_DW_7_linear_sw_shift 16
1107#define SDMA_PKT_COPY_TILED_DW_7_LINEAR_SW(x) (((x) & SDMA_PKT_COPY_TILED_DW_7_linear_sw_mask) << SDMA_PKT_COPY_TILED_DW_7_linear_sw_shift)
1108
1109/*define for linear_cc field*/
1110#define SDMA_PKT_COPY_TILED_DW_7_linear_cc_offset 7
1111#define SDMA_PKT_COPY_TILED_DW_7_linear_cc_mask 0x00000001
1112#define SDMA_PKT_COPY_TILED_DW_7_linear_cc_shift 20
1113#define SDMA_PKT_COPY_TILED_DW_7_LINEAR_CC(x) (((x) & SDMA_PKT_COPY_TILED_DW_7_linear_cc_mask) << SDMA_PKT_COPY_TILED_DW_7_linear_cc_shift)
1114
1115/*define for tile_sw field*/
1116#define SDMA_PKT_COPY_TILED_DW_7_tile_sw_offset 7
1117#define SDMA_PKT_COPY_TILED_DW_7_tile_sw_mask 0x00000003
1118#define SDMA_PKT_COPY_TILED_DW_7_tile_sw_shift 24
1119#define SDMA_PKT_COPY_TILED_DW_7_TILE_SW(x) (((x) & SDMA_PKT_COPY_TILED_DW_7_tile_sw_mask) << SDMA_PKT_COPY_TILED_DW_7_tile_sw_shift)
1120
1121/*define for LINEAR_ADDR_LO word*/
1122/*define for linear_addr_31_0 field*/
1123#define SDMA_PKT_COPY_TILED_LINEAR_ADDR_LO_linear_addr_31_0_offset 8
1124#define SDMA_PKT_COPY_TILED_LINEAR_ADDR_LO_linear_addr_31_0_mask 0xFFFFFFFF
1125#define SDMA_PKT_COPY_TILED_LINEAR_ADDR_LO_linear_addr_31_0_shift 0
1126#define SDMA_PKT_COPY_TILED_LINEAR_ADDR_LO_LINEAR_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_TILED_LINEAR_ADDR_LO_linear_addr_31_0_mask) << SDMA_PKT_COPY_TILED_LINEAR_ADDR_LO_linear_addr_31_0_shift)
1127
1128/*define for LINEAR_ADDR_HI word*/
1129/*define for linear_addr_63_32 field*/
1130#define SDMA_PKT_COPY_TILED_LINEAR_ADDR_HI_linear_addr_63_32_offset 9
1131#define SDMA_PKT_COPY_TILED_LINEAR_ADDR_HI_linear_addr_63_32_mask 0xFFFFFFFF
1132#define SDMA_PKT_COPY_TILED_LINEAR_ADDR_HI_linear_addr_63_32_shift 0
1133#define SDMA_PKT_COPY_TILED_LINEAR_ADDR_HI_LINEAR_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_TILED_LINEAR_ADDR_HI_linear_addr_63_32_mask) << SDMA_PKT_COPY_TILED_LINEAR_ADDR_HI_linear_addr_63_32_shift)
1134
1135/*define for LINEAR_PITCH word*/
1136/*define for linear_pitch field*/
1137#define SDMA_PKT_COPY_TILED_LINEAR_PITCH_linear_pitch_offset 10
1138#define SDMA_PKT_COPY_TILED_LINEAR_PITCH_linear_pitch_mask 0x0007FFFF
1139#define SDMA_PKT_COPY_TILED_LINEAR_PITCH_linear_pitch_shift 0
1140#define SDMA_PKT_COPY_TILED_LINEAR_PITCH_LINEAR_PITCH(x) (((x) & SDMA_PKT_COPY_TILED_LINEAR_PITCH_linear_pitch_mask) << SDMA_PKT_COPY_TILED_LINEAR_PITCH_linear_pitch_shift)
1141
1142/*define for LINEAR_SLICE_PITCH word*/
1143/*define for linear_slice_pitch field*/
1144#define SDMA_PKT_COPY_TILED_LINEAR_SLICE_PITCH_linear_slice_pitch_offset 11
1145#define SDMA_PKT_COPY_TILED_LINEAR_SLICE_PITCH_linear_slice_pitch_mask 0xFFFFFFFF
1146#define SDMA_PKT_COPY_TILED_LINEAR_SLICE_PITCH_linear_slice_pitch_shift 0
1147#define SDMA_PKT_COPY_TILED_LINEAR_SLICE_PITCH_LINEAR_SLICE_PITCH(x) (((x) & SDMA_PKT_COPY_TILED_LINEAR_SLICE_PITCH_linear_slice_pitch_mask) << SDMA_PKT_COPY_TILED_LINEAR_SLICE_PITCH_linear_slice_pitch_shift)
1148
1149/*define for COUNT word*/
1150/*define for count field*/
1151#define SDMA_PKT_COPY_TILED_COUNT_count_offset 12
1152#define SDMA_PKT_COPY_TILED_COUNT_count_mask 0x003FFFFF
1153#define SDMA_PKT_COPY_TILED_COUNT_count_shift 0
1154#define SDMA_PKT_COPY_TILED_COUNT_COUNT(x) (((x) & SDMA_PKT_COPY_TILED_COUNT_count_mask) << SDMA_PKT_COPY_TILED_COUNT_count_shift)
1155
1156
1157/*
1158** Definitions for SDMA_PKT_COPY_TILED_BC packet
1159*/
1160
1161/*define for HEADER word*/
1162/*define for op field*/
1163#define SDMA_PKT_COPY_TILED_BC_HEADER_op_offset 0
1164#define SDMA_PKT_COPY_TILED_BC_HEADER_op_mask 0x000000FF
1165#define SDMA_PKT_COPY_TILED_BC_HEADER_op_shift 0
1166#define SDMA_PKT_COPY_TILED_BC_HEADER_OP(x) (((x) & SDMA_PKT_COPY_TILED_BC_HEADER_op_mask) << SDMA_PKT_COPY_TILED_BC_HEADER_op_shift)
1167
1168/*define for sub_op field*/
1169#define SDMA_PKT_COPY_TILED_BC_HEADER_sub_op_offset 0
1170#define SDMA_PKT_COPY_TILED_BC_HEADER_sub_op_mask 0x000000FF
1171#define SDMA_PKT_COPY_TILED_BC_HEADER_sub_op_shift 8
1172#define SDMA_PKT_COPY_TILED_BC_HEADER_SUB_OP(x) (((x) & SDMA_PKT_COPY_TILED_BC_HEADER_sub_op_mask) << SDMA_PKT_COPY_TILED_BC_HEADER_sub_op_shift)
1173
1174/*define for detile field*/
1175#define SDMA_PKT_COPY_TILED_BC_HEADER_detile_offset 0
1176#define SDMA_PKT_COPY_TILED_BC_HEADER_detile_mask 0x00000001
1177#define SDMA_PKT_COPY_TILED_BC_HEADER_detile_shift 31
1178#define SDMA_PKT_COPY_TILED_BC_HEADER_DETILE(x) (((x) & SDMA_PKT_COPY_TILED_BC_HEADER_detile_mask) << SDMA_PKT_COPY_TILED_BC_HEADER_detile_shift)
1179
1180/*define for TILED_ADDR_LO word*/
1181/*define for tiled_addr_31_0 field*/
1182#define SDMA_PKT_COPY_TILED_BC_TILED_ADDR_LO_tiled_addr_31_0_offset 1
1183#define SDMA_PKT_COPY_TILED_BC_TILED_ADDR_LO_tiled_addr_31_0_mask 0xFFFFFFFF
1184#define SDMA_PKT_COPY_TILED_BC_TILED_ADDR_LO_tiled_addr_31_0_shift 0
1185#define SDMA_PKT_COPY_TILED_BC_TILED_ADDR_LO_TILED_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_TILED_BC_TILED_ADDR_LO_tiled_addr_31_0_mask) << SDMA_PKT_COPY_TILED_BC_TILED_ADDR_LO_tiled_addr_31_0_shift)
1186
1187/*define for TILED_ADDR_HI word*/
1188/*define for tiled_addr_63_32 field*/
1189#define SDMA_PKT_COPY_TILED_BC_TILED_ADDR_HI_tiled_addr_63_32_offset 2
1190#define SDMA_PKT_COPY_TILED_BC_TILED_ADDR_HI_tiled_addr_63_32_mask 0xFFFFFFFF
1191#define SDMA_PKT_COPY_TILED_BC_TILED_ADDR_HI_tiled_addr_63_32_shift 0
1192#define SDMA_PKT_COPY_TILED_BC_TILED_ADDR_HI_TILED_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_TILED_BC_TILED_ADDR_HI_tiled_addr_63_32_mask) << SDMA_PKT_COPY_TILED_BC_TILED_ADDR_HI_tiled_addr_63_32_shift)
1193
1194/*define for DW_3 word*/
1195/*define for width field*/
1196#define SDMA_PKT_COPY_TILED_BC_DW_3_width_offset 3
1197#define SDMA_PKT_COPY_TILED_BC_DW_3_width_mask 0x00003FFF
1198#define SDMA_PKT_COPY_TILED_BC_DW_3_width_shift 0
1199#define SDMA_PKT_COPY_TILED_BC_DW_3_WIDTH(x) (((x) & SDMA_PKT_COPY_TILED_BC_DW_3_width_mask) << SDMA_PKT_COPY_TILED_BC_DW_3_width_shift)
1200
1201/*define for DW_4 word*/
1202/*define for height field*/
1203#define SDMA_PKT_COPY_TILED_BC_DW_4_height_offset 4
1204#define SDMA_PKT_COPY_TILED_BC_DW_4_height_mask 0x00003FFF
1205#define SDMA_PKT_COPY_TILED_BC_DW_4_height_shift 0
1206#define SDMA_PKT_COPY_TILED_BC_DW_4_HEIGHT(x) (((x) & SDMA_PKT_COPY_TILED_BC_DW_4_height_mask) << SDMA_PKT_COPY_TILED_BC_DW_4_height_shift)
1207
1208/*define for depth field*/
1209#define SDMA_PKT_COPY_TILED_BC_DW_4_depth_offset 4
1210#define SDMA_PKT_COPY_TILED_BC_DW_4_depth_mask 0x000007FF
1211#define SDMA_PKT_COPY_TILED_BC_DW_4_depth_shift 16
1212#define SDMA_PKT_COPY_TILED_BC_DW_4_DEPTH(x) (((x) & SDMA_PKT_COPY_TILED_BC_DW_4_depth_mask) << SDMA_PKT_COPY_TILED_BC_DW_4_depth_shift)
1213
1214/*define for DW_5 word*/
1215/*define for element_size field*/
1216#define SDMA_PKT_COPY_TILED_BC_DW_5_element_size_offset 5
1217#define SDMA_PKT_COPY_TILED_BC_DW_5_element_size_mask 0x00000007
1218#define SDMA_PKT_COPY_TILED_BC_DW_5_element_size_shift 0
1219#define SDMA_PKT_COPY_TILED_BC_DW_5_ELEMENT_SIZE(x) (((x) & SDMA_PKT_COPY_TILED_BC_DW_5_element_size_mask) << SDMA_PKT_COPY_TILED_BC_DW_5_element_size_shift)
1220
1221/*define for array_mode field*/
1222#define SDMA_PKT_COPY_TILED_BC_DW_5_array_mode_offset 5
1223#define SDMA_PKT_COPY_TILED_BC_DW_5_array_mode_mask 0x0000000F
1224#define SDMA_PKT_COPY_TILED_BC_DW_5_array_mode_shift 3
1225#define SDMA_PKT_COPY_TILED_BC_DW_5_ARRAY_MODE(x) (((x) & SDMA_PKT_COPY_TILED_BC_DW_5_array_mode_mask) << SDMA_PKT_COPY_TILED_BC_DW_5_array_mode_shift)
1226
1227/*define for mit_mode field*/
1228#define SDMA_PKT_COPY_TILED_BC_DW_5_mit_mode_offset 5
1229#define SDMA_PKT_COPY_TILED_BC_DW_5_mit_mode_mask 0x00000007
1230#define SDMA_PKT_COPY_TILED_BC_DW_5_mit_mode_shift 8
1231#define SDMA_PKT_COPY_TILED_BC_DW_5_MIT_MODE(x) (((x) & SDMA_PKT_COPY_TILED_BC_DW_5_mit_mode_mask) << SDMA_PKT_COPY_TILED_BC_DW_5_mit_mode_shift)
1232
1233/*define for tilesplit_size field*/
1234#define SDMA_PKT_COPY_TILED_BC_DW_5_tilesplit_size_offset 5
1235#define SDMA_PKT_COPY_TILED_BC_DW_5_tilesplit_size_mask 0x00000007
1236#define SDMA_PKT_COPY_TILED_BC_DW_5_tilesplit_size_shift 11
1237#define SDMA_PKT_COPY_TILED_BC_DW_5_TILESPLIT_SIZE(x) (((x) & SDMA_PKT_COPY_TILED_BC_DW_5_tilesplit_size_mask) << SDMA_PKT_COPY_TILED_BC_DW_5_tilesplit_size_shift)
1238
1239/*define for bank_w field*/
1240#define SDMA_PKT_COPY_TILED_BC_DW_5_bank_w_offset 5
1241#define SDMA_PKT_COPY_TILED_BC_DW_5_bank_w_mask 0x00000003
1242#define SDMA_PKT_COPY_TILED_BC_DW_5_bank_w_shift 15
1243#define SDMA_PKT_COPY_TILED_BC_DW_5_BANK_W(x) (((x) & SDMA_PKT_COPY_TILED_BC_DW_5_bank_w_mask) << SDMA_PKT_COPY_TILED_BC_DW_5_bank_w_shift)
1244
1245/*define for bank_h field*/
1246#define SDMA_PKT_COPY_TILED_BC_DW_5_bank_h_offset 5
1247#define SDMA_PKT_COPY_TILED_BC_DW_5_bank_h_mask 0x00000003
1248#define SDMA_PKT_COPY_TILED_BC_DW_5_bank_h_shift 18
1249#define SDMA_PKT_COPY_TILED_BC_DW_5_BANK_H(x) (((x) & SDMA_PKT_COPY_TILED_BC_DW_5_bank_h_mask) << SDMA_PKT_COPY_TILED_BC_DW_5_bank_h_shift)
1250
1251/*define for num_bank field*/
1252#define SDMA_PKT_COPY_TILED_BC_DW_5_num_bank_offset 5
1253#define SDMA_PKT_COPY_TILED_BC_DW_5_num_bank_mask 0x00000003
1254#define SDMA_PKT_COPY_TILED_BC_DW_5_num_bank_shift 21
1255#define SDMA_PKT_COPY_TILED_BC_DW_5_NUM_BANK(x) (((x) & SDMA_PKT_COPY_TILED_BC_DW_5_num_bank_mask) << SDMA_PKT_COPY_TILED_BC_DW_5_num_bank_shift)
1256
1257/*define for mat_aspt field*/
1258#define SDMA_PKT_COPY_TILED_BC_DW_5_mat_aspt_offset 5
1259#define SDMA_PKT_COPY_TILED_BC_DW_5_mat_aspt_mask 0x00000003
1260#define SDMA_PKT_COPY_TILED_BC_DW_5_mat_aspt_shift 24
1261#define SDMA_PKT_COPY_TILED_BC_DW_5_MAT_ASPT(x) (((x) & SDMA_PKT_COPY_TILED_BC_DW_5_mat_aspt_mask) << SDMA_PKT_COPY_TILED_BC_DW_5_mat_aspt_shift)
1262
1263/*define for pipe_config field*/
1264#define SDMA_PKT_COPY_TILED_BC_DW_5_pipe_config_offset 5
1265#define SDMA_PKT_COPY_TILED_BC_DW_5_pipe_config_mask 0x0000001F
1266#define SDMA_PKT_COPY_TILED_BC_DW_5_pipe_config_shift 26
1267#define SDMA_PKT_COPY_TILED_BC_DW_5_PIPE_CONFIG(x) (((x) & SDMA_PKT_COPY_TILED_BC_DW_5_pipe_config_mask) << SDMA_PKT_COPY_TILED_BC_DW_5_pipe_config_shift)
1268
1269/*define for DW_6 word*/
1270/*define for x field*/
1271#define SDMA_PKT_COPY_TILED_BC_DW_6_x_offset 6
1272#define SDMA_PKT_COPY_TILED_BC_DW_6_x_mask 0x00003FFF
1273#define SDMA_PKT_COPY_TILED_BC_DW_6_x_shift 0
1274#define SDMA_PKT_COPY_TILED_BC_DW_6_X(x) (((x) & SDMA_PKT_COPY_TILED_BC_DW_6_x_mask) << SDMA_PKT_COPY_TILED_BC_DW_6_x_shift)
1275
1276/*define for y field*/
1277#define SDMA_PKT_COPY_TILED_BC_DW_6_y_offset 6
1278#define SDMA_PKT_COPY_TILED_BC_DW_6_y_mask 0x00003FFF
1279#define SDMA_PKT_COPY_TILED_BC_DW_6_y_shift 16
1280#define SDMA_PKT_COPY_TILED_BC_DW_6_Y(x) (((x) & SDMA_PKT_COPY_TILED_BC_DW_6_y_mask) << SDMA_PKT_COPY_TILED_BC_DW_6_y_shift)
1281
1282/*define for DW_7 word*/
1283/*define for z field*/
1284#define SDMA_PKT_COPY_TILED_BC_DW_7_z_offset 7
1285#define SDMA_PKT_COPY_TILED_BC_DW_7_z_mask 0x000007FF
1286#define SDMA_PKT_COPY_TILED_BC_DW_7_z_shift 0
1287#define SDMA_PKT_COPY_TILED_BC_DW_7_Z(x) (((x) & SDMA_PKT_COPY_TILED_BC_DW_7_z_mask) << SDMA_PKT_COPY_TILED_BC_DW_7_z_shift)
1288
1289/*define for linear_sw field*/
1290#define SDMA_PKT_COPY_TILED_BC_DW_7_linear_sw_offset 7
1291#define SDMA_PKT_COPY_TILED_BC_DW_7_linear_sw_mask 0x00000003
1292#define SDMA_PKT_COPY_TILED_BC_DW_7_linear_sw_shift 16
1293#define SDMA_PKT_COPY_TILED_BC_DW_7_LINEAR_SW(x) (((x) & SDMA_PKT_COPY_TILED_BC_DW_7_linear_sw_mask) << SDMA_PKT_COPY_TILED_BC_DW_7_linear_sw_shift)
1294
1295/*define for tile_sw field*/
1296#define SDMA_PKT_COPY_TILED_BC_DW_7_tile_sw_offset 7
1297#define SDMA_PKT_COPY_TILED_BC_DW_7_tile_sw_mask 0x00000003
1298#define SDMA_PKT_COPY_TILED_BC_DW_7_tile_sw_shift 24
1299#define SDMA_PKT_COPY_TILED_BC_DW_7_TILE_SW(x) (((x) & SDMA_PKT_COPY_TILED_BC_DW_7_tile_sw_mask) << SDMA_PKT_COPY_TILED_BC_DW_7_tile_sw_shift)
1300
1301/*define for LINEAR_ADDR_LO word*/
1302/*define for linear_addr_31_0 field*/
1303#define SDMA_PKT_COPY_TILED_BC_LINEAR_ADDR_LO_linear_addr_31_0_offset 8
1304#define SDMA_PKT_COPY_TILED_BC_LINEAR_ADDR_LO_linear_addr_31_0_mask 0xFFFFFFFF
1305#define SDMA_PKT_COPY_TILED_BC_LINEAR_ADDR_LO_linear_addr_31_0_shift 0
1306#define SDMA_PKT_COPY_TILED_BC_LINEAR_ADDR_LO_LINEAR_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_TILED_BC_LINEAR_ADDR_LO_linear_addr_31_0_mask) << SDMA_PKT_COPY_TILED_BC_LINEAR_ADDR_LO_linear_addr_31_0_shift)
1307
1308/*define for LINEAR_ADDR_HI word*/
1309/*define for linear_addr_63_32 field*/
1310#define SDMA_PKT_COPY_TILED_BC_LINEAR_ADDR_HI_linear_addr_63_32_offset 9
1311#define SDMA_PKT_COPY_TILED_BC_LINEAR_ADDR_HI_linear_addr_63_32_mask 0xFFFFFFFF
1312#define SDMA_PKT_COPY_TILED_BC_LINEAR_ADDR_HI_linear_addr_63_32_shift 0
1313#define SDMA_PKT_COPY_TILED_BC_LINEAR_ADDR_HI_LINEAR_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_TILED_BC_LINEAR_ADDR_HI_linear_addr_63_32_mask) << SDMA_PKT_COPY_TILED_BC_LINEAR_ADDR_HI_linear_addr_63_32_shift)
1314
1315/*define for LINEAR_PITCH word*/
1316/*define for linear_pitch field*/
1317#define SDMA_PKT_COPY_TILED_BC_LINEAR_PITCH_linear_pitch_offset 10
1318#define SDMA_PKT_COPY_TILED_BC_LINEAR_PITCH_linear_pitch_mask 0x0007FFFF
1319#define SDMA_PKT_COPY_TILED_BC_LINEAR_PITCH_linear_pitch_shift 0
1320#define SDMA_PKT_COPY_TILED_BC_LINEAR_PITCH_LINEAR_PITCH(x) (((x) & SDMA_PKT_COPY_TILED_BC_LINEAR_PITCH_linear_pitch_mask) << SDMA_PKT_COPY_TILED_BC_LINEAR_PITCH_linear_pitch_shift)
1321
1322/*define for COUNT word*/
1323/*define for count field*/
1324#define SDMA_PKT_COPY_TILED_BC_COUNT_count_offset 11
1325#define SDMA_PKT_COPY_TILED_BC_COUNT_count_mask 0x000FFFFF
1326#define SDMA_PKT_COPY_TILED_BC_COUNT_count_shift 2
1327#define SDMA_PKT_COPY_TILED_BC_COUNT_COUNT(x) (((x) & SDMA_PKT_COPY_TILED_BC_COUNT_count_mask) << SDMA_PKT_COPY_TILED_BC_COUNT_count_shift)
1328
1329
1330/*
1331** Definitions for SDMA_PKT_COPY_L2T_BROADCAST packet
1332*/
1333
1334/*define for HEADER word*/
1335/*define for op field*/
1336#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_op_offset 0
1337#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_op_mask 0x000000FF
1338#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_op_shift 0
1339#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_OP(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_HEADER_op_mask) << SDMA_PKT_COPY_L2T_BROADCAST_HEADER_op_shift)
1340
1341/*define for sub_op field*/
1342#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_sub_op_offset 0
1343#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_sub_op_mask 0x000000FF
1344#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_sub_op_shift 8
1345#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_SUB_OP(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_HEADER_sub_op_mask) << SDMA_PKT_COPY_L2T_BROADCAST_HEADER_sub_op_shift)
1346
1347/*define for encrypt field*/
1348#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_encrypt_offset 0
1349#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_encrypt_mask 0x00000001
1350#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_encrypt_shift 16
1351#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_ENCRYPT(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_HEADER_encrypt_mask) << SDMA_PKT_COPY_L2T_BROADCAST_HEADER_encrypt_shift)
1352
1353/*define for tmz field*/
1354#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_tmz_offset 0
1355#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_tmz_mask 0x00000001
1356#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_tmz_shift 18
1357#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_TMZ(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_HEADER_tmz_mask) << SDMA_PKT_COPY_L2T_BROADCAST_HEADER_tmz_shift)
1358
1359/*define for videocopy field*/
1360#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_videocopy_offset 0
1361#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_videocopy_mask 0x00000001
1362#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_videocopy_shift 26
1363#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_VIDEOCOPY(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_HEADER_videocopy_mask) << SDMA_PKT_COPY_L2T_BROADCAST_HEADER_videocopy_shift)
1364
1365/*define for broadcast field*/
1366#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_broadcast_offset 0
1367#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_broadcast_mask 0x00000001
1368#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_broadcast_shift 27
1369#define SDMA_PKT_COPY_L2T_BROADCAST_HEADER_BROADCAST(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_HEADER_broadcast_mask) << SDMA_PKT_COPY_L2T_BROADCAST_HEADER_broadcast_shift)
1370
1371/*define for TILED_ADDR_LO_0 word*/
1372/*define for tiled_addr0_31_0 field*/
1373#define SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_LO_0_tiled_addr0_31_0_offset 1
1374#define SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_LO_0_tiled_addr0_31_0_mask 0xFFFFFFFF
1375#define SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_LO_0_tiled_addr0_31_0_shift 0
1376#define SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_LO_0_TILED_ADDR0_31_0(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_LO_0_tiled_addr0_31_0_mask) << SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_LO_0_tiled_addr0_31_0_shift)
1377
1378/*define for TILED_ADDR_HI_0 word*/
1379/*define for tiled_addr0_63_32 field*/
1380#define SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_HI_0_tiled_addr0_63_32_offset 2
1381#define SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_HI_0_tiled_addr0_63_32_mask 0xFFFFFFFF
1382#define SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_HI_0_tiled_addr0_63_32_shift 0
1383#define SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_HI_0_TILED_ADDR0_63_32(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_HI_0_tiled_addr0_63_32_mask) << SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_HI_0_tiled_addr0_63_32_shift)
1384
1385/*define for TILED_ADDR_LO_1 word*/
1386/*define for tiled_addr1_31_0 field*/
1387#define SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_LO_1_tiled_addr1_31_0_offset 3
1388#define SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_LO_1_tiled_addr1_31_0_mask 0xFFFFFFFF
1389#define SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_LO_1_tiled_addr1_31_0_shift 0
1390#define SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_LO_1_TILED_ADDR1_31_0(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_LO_1_tiled_addr1_31_0_mask) << SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_LO_1_tiled_addr1_31_0_shift)
1391
1392/*define for TILED_ADDR_HI_1 word*/
1393/*define for tiled_addr1_63_32 field*/
1394#define SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_HI_1_tiled_addr1_63_32_offset 4
1395#define SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_HI_1_tiled_addr1_63_32_mask 0xFFFFFFFF
1396#define SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_HI_1_tiled_addr1_63_32_shift 0
1397#define SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_HI_1_TILED_ADDR1_63_32(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_HI_1_tiled_addr1_63_32_mask) << SDMA_PKT_COPY_L2T_BROADCAST_TILED_ADDR_HI_1_tiled_addr1_63_32_shift)
1398
1399/*define for DW_5 word*/
1400/*define for width field*/
1401#define SDMA_PKT_COPY_L2T_BROADCAST_DW_5_width_offset 5
1402#define SDMA_PKT_COPY_L2T_BROADCAST_DW_5_width_mask 0x00003FFF
1403#define SDMA_PKT_COPY_L2T_BROADCAST_DW_5_width_shift 0
1404#define SDMA_PKT_COPY_L2T_BROADCAST_DW_5_WIDTH(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_DW_5_width_mask) << SDMA_PKT_COPY_L2T_BROADCAST_DW_5_width_shift)
1405
1406/*define for DW_6 word*/
1407/*define for height field*/
1408#define SDMA_PKT_COPY_L2T_BROADCAST_DW_6_height_offset 6
1409#define SDMA_PKT_COPY_L2T_BROADCAST_DW_6_height_mask 0x00003FFF
1410#define SDMA_PKT_COPY_L2T_BROADCAST_DW_6_height_shift 0
1411#define SDMA_PKT_COPY_L2T_BROADCAST_DW_6_HEIGHT(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_DW_6_height_mask) << SDMA_PKT_COPY_L2T_BROADCAST_DW_6_height_shift)
1412
1413/*define for depth field*/
1414#define SDMA_PKT_COPY_L2T_BROADCAST_DW_6_depth_offset 6
1415#define SDMA_PKT_COPY_L2T_BROADCAST_DW_6_depth_mask 0x00001FFF
1416#define SDMA_PKT_COPY_L2T_BROADCAST_DW_6_depth_shift 16
1417#define SDMA_PKT_COPY_L2T_BROADCAST_DW_6_DEPTH(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_DW_6_depth_mask) << SDMA_PKT_COPY_L2T_BROADCAST_DW_6_depth_shift)
1418
1419/*define for DW_7 word*/
1420/*define for element_size field*/
1421#define SDMA_PKT_COPY_L2T_BROADCAST_DW_7_element_size_offset 7
1422#define SDMA_PKT_COPY_L2T_BROADCAST_DW_7_element_size_mask 0x00000007
1423#define SDMA_PKT_COPY_L2T_BROADCAST_DW_7_element_size_shift 0
1424#define SDMA_PKT_COPY_L2T_BROADCAST_DW_7_ELEMENT_SIZE(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_DW_7_element_size_mask) << SDMA_PKT_COPY_L2T_BROADCAST_DW_7_element_size_shift)
1425
1426/*define for swizzle_mode field*/
1427#define SDMA_PKT_COPY_L2T_BROADCAST_DW_7_swizzle_mode_offset 7
1428#define SDMA_PKT_COPY_L2T_BROADCAST_DW_7_swizzle_mode_mask 0x0000001F
1429#define SDMA_PKT_COPY_L2T_BROADCAST_DW_7_swizzle_mode_shift 3
1430#define SDMA_PKT_COPY_L2T_BROADCAST_DW_7_SWIZZLE_MODE(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_DW_7_swizzle_mode_mask) << SDMA_PKT_COPY_L2T_BROADCAST_DW_7_swizzle_mode_shift)
1431
1432/*define for dimension field*/
1433#define SDMA_PKT_COPY_L2T_BROADCAST_DW_7_dimension_offset 7
1434#define SDMA_PKT_COPY_L2T_BROADCAST_DW_7_dimension_mask 0x00000003
1435#define SDMA_PKT_COPY_L2T_BROADCAST_DW_7_dimension_shift 9
1436#define SDMA_PKT_COPY_L2T_BROADCAST_DW_7_DIMENSION(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_DW_7_dimension_mask) << SDMA_PKT_COPY_L2T_BROADCAST_DW_7_dimension_shift)
1437
1438/*define for mip_max field*/
1439#define SDMA_PKT_COPY_L2T_BROADCAST_DW_7_mip_max_offset 7
1440#define SDMA_PKT_COPY_L2T_BROADCAST_DW_7_mip_max_mask 0x0000000F
1441#define SDMA_PKT_COPY_L2T_BROADCAST_DW_7_mip_max_shift 16
1442#define SDMA_PKT_COPY_L2T_BROADCAST_DW_7_MIP_MAX(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_DW_7_mip_max_mask) << SDMA_PKT_COPY_L2T_BROADCAST_DW_7_mip_max_shift)
1443
1444/*define for DW_8 word*/
1445/*define for x field*/
1446#define SDMA_PKT_COPY_L2T_BROADCAST_DW_8_x_offset 8
1447#define SDMA_PKT_COPY_L2T_BROADCAST_DW_8_x_mask 0x00003FFF
1448#define SDMA_PKT_COPY_L2T_BROADCAST_DW_8_x_shift 0
1449#define SDMA_PKT_COPY_L2T_BROADCAST_DW_8_X(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_DW_8_x_mask) << SDMA_PKT_COPY_L2T_BROADCAST_DW_8_x_shift)
1450
1451/*define for y field*/
1452#define SDMA_PKT_COPY_L2T_BROADCAST_DW_8_y_offset 8
1453#define SDMA_PKT_COPY_L2T_BROADCAST_DW_8_y_mask 0x00003FFF
1454#define SDMA_PKT_COPY_L2T_BROADCAST_DW_8_y_shift 16
1455#define SDMA_PKT_COPY_L2T_BROADCAST_DW_8_Y(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_DW_8_y_mask) << SDMA_PKT_COPY_L2T_BROADCAST_DW_8_y_shift)
1456
1457/*define for DW_9 word*/
1458/*define for z field*/
1459#define SDMA_PKT_COPY_L2T_BROADCAST_DW_9_z_offset 9
1460#define SDMA_PKT_COPY_L2T_BROADCAST_DW_9_z_mask 0x00001FFF
1461#define SDMA_PKT_COPY_L2T_BROADCAST_DW_9_z_shift 0
1462#define SDMA_PKT_COPY_L2T_BROADCAST_DW_9_Z(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_DW_9_z_mask) << SDMA_PKT_COPY_L2T_BROADCAST_DW_9_z_shift)
1463
1464/*define for DW_10 word*/
1465/*define for dst2_sw field*/
1466#define SDMA_PKT_COPY_L2T_BROADCAST_DW_10_dst2_sw_offset 10
1467#define SDMA_PKT_COPY_L2T_BROADCAST_DW_10_dst2_sw_mask 0x00000003
1468#define SDMA_PKT_COPY_L2T_BROADCAST_DW_10_dst2_sw_shift 8
1469#define SDMA_PKT_COPY_L2T_BROADCAST_DW_10_DST2_SW(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_DW_10_dst2_sw_mask) << SDMA_PKT_COPY_L2T_BROADCAST_DW_10_dst2_sw_shift)
1470
1471/*define for linear_sw field*/
1472#define SDMA_PKT_COPY_L2T_BROADCAST_DW_10_linear_sw_offset 10
1473#define SDMA_PKT_COPY_L2T_BROADCAST_DW_10_linear_sw_mask 0x00000003
1474#define SDMA_PKT_COPY_L2T_BROADCAST_DW_10_linear_sw_shift 16
1475#define SDMA_PKT_COPY_L2T_BROADCAST_DW_10_LINEAR_SW(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_DW_10_linear_sw_mask) << SDMA_PKT_COPY_L2T_BROADCAST_DW_10_linear_sw_shift)
1476
1477/*define for tile_sw field*/
1478#define SDMA_PKT_COPY_L2T_BROADCAST_DW_10_tile_sw_offset 10
1479#define SDMA_PKT_COPY_L2T_BROADCAST_DW_10_tile_sw_mask 0x00000003
1480#define SDMA_PKT_COPY_L2T_BROADCAST_DW_10_tile_sw_shift 24
1481#define SDMA_PKT_COPY_L2T_BROADCAST_DW_10_TILE_SW(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_DW_10_tile_sw_mask) << SDMA_PKT_COPY_L2T_BROADCAST_DW_10_tile_sw_shift)
1482
1483/*define for LINEAR_ADDR_LO word*/
1484/*define for linear_addr_31_0 field*/
1485#define SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_ADDR_LO_linear_addr_31_0_offset 11
1486#define SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_ADDR_LO_linear_addr_31_0_mask 0xFFFFFFFF
1487#define SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_ADDR_LO_linear_addr_31_0_shift 0
1488#define SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_ADDR_LO_LINEAR_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_ADDR_LO_linear_addr_31_0_mask) << SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_ADDR_LO_linear_addr_31_0_shift)
1489
1490/*define for LINEAR_ADDR_HI word*/
1491/*define for linear_addr_63_32 field*/
1492#define SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_ADDR_HI_linear_addr_63_32_offset 12
1493#define SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_ADDR_HI_linear_addr_63_32_mask 0xFFFFFFFF
1494#define SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_ADDR_HI_linear_addr_63_32_shift 0
1495#define SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_ADDR_HI_LINEAR_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_ADDR_HI_linear_addr_63_32_mask) << SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_ADDR_HI_linear_addr_63_32_shift)
1496
1497/*define for LINEAR_PITCH word*/
1498/*define for linear_pitch field*/
1499#define SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_PITCH_linear_pitch_offset 13
1500#define SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_PITCH_linear_pitch_mask 0x0007FFFF
1501#define SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_PITCH_linear_pitch_shift 0
1502#define SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_PITCH_LINEAR_PITCH(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_PITCH_linear_pitch_mask) << SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_PITCH_linear_pitch_shift)
1503
1504/*define for LINEAR_SLICE_PITCH word*/
1505/*define for linear_slice_pitch field*/
1506#define SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_SLICE_PITCH_linear_slice_pitch_offset 14
1507#define SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_SLICE_PITCH_linear_slice_pitch_mask 0xFFFFFFFF
1508#define SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_SLICE_PITCH_linear_slice_pitch_shift 0
1509#define SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_SLICE_PITCH_LINEAR_SLICE_PITCH(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_SLICE_PITCH_linear_slice_pitch_mask) << SDMA_PKT_COPY_L2T_BROADCAST_LINEAR_SLICE_PITCH_linear_slice_pitch_shift)
1510
1511/*define for COUNT word*/
1512/*define for count field*/
1513#define SDMA_PKT_COPY_L2T_BROADCAST_COUNT_count_offset 15
1514#define SDMA_PKT_COPY_L2T_BROADCAST_COUNT_count_mask 0x003FFFFF
1515#define SDMA_PKT_COPY_L2T_BROADCAST_COUNT_count_shift 0
1516#define SDMA_PKT_COPY_L2T_BROADCAST_COUNT_COUNT(x) (((x) & SDMA_PKT_COPY_L2T_BROADCAST_COUNT_count_mask) << SDMA_PKT_COPY_L2T_BROADCAST_COUNT_count_shift)
1517
1518
1519/*
1520** Definitions for SDMA_PKT_COPY_T2T packet
1521*/
1522
1523/*define for HEADER word*/
1524/*define for op field*/
1525#define SDMA_PKT_COPY_T2T_HEADER_op_offset 0
1526#define SDMA_PKT_COPY_T2T_HEADER_op_mask 0x000000FF
1527#define SDMA_PKT_COPY_T2T_HEADER_op_shift 0
1528#define SDMA_PKT_COPY_T2T_HEADER_OP(x) (((x) & SDMA_PKT_COPY_T2T_HEADER_op_mask) << SDMA_PKT_COPY_T2T_HEADER_op_shift)
1529
1530/*define for sub_op field*/
1531#define SDMA_PKT_COPY_T2T_HEADER_sub_op_offset 0
1532#define SDMA_PKT_COPY_T2T_HEADER_sub_op_mask 0x000000FF
1533#define SDMA_PKT_COPY_T2T_HEADER_sub_op_shift 8
1534#define SDMA_PKT_COPY_T2T_HEADER_SUB_OP(x) (((x) & SDMA_PKT_COPY_T2T_HEADER_sub_op_mask) << SDMA_PKT_COPY_T2T_HEADER_sub_op_shift)
1535
1536/*define for tmz field*/
1537#define SDMA_PKT_COPY_T2T_HEADER_tmz_offset 0
1538#define SDMA_PKT_COPY_T2T_HEADER_tmz_mask 0x00000001
1539#define SDMA_PKT_COPY_T2T_HEADER_tmz_shift 18
1540#define SDMA_PKT_COPY_T2T_HEADER_TMZ(x) (((x) & SDMA_PKT_COPY_T2T_HEADER_tmz_mask) << SDMA_PKT_COPY_T2T_HEADER_tmz_shift)
1541
1542/*define for dcc field*/
1543#define SDMA_PKT_COPY_T2T_HEADER_dcc_offset 0
1544#define SDMA_PKT_COPY_T2T_HEADER_dcc_mask 0x00000001
1545#define SDMA_PKT_COPY_T2T_HEADER_dcc_shift 19
1546#define SDMA_PKT_COPY_T2T_HEADER_DCC(x) (((x) & SDMA_PKT_COPY_T2T_HEADER_dcc_mask) << SDMA_PKT_COPY_T2T_HEADER_dcc_shift)
1547
1548/*define for dcc_dir field*/
1549#define SDMA_PKT_COPY_T2T_HEADER_dcc_dir_offset 0
1550#define SDMA_PKT_COPY_T2T_HEADER_dcc_dir_mask 0x00000001
1551#define SDMA_PKT_COPY_T2T_HEADER_dcc_dir_shift 31
1552#define SDMA_PKT_COPY_T2T_HEADER_DCC_DIR(x) (((x) & SDMA_PKT_COPY_T2T_HEADER_dcc_dir_mask) << SDMA_PKT_COPY_T2T_HEADER_dcc_dir_shift)
1553
1554/*define for SRC_ADDR_LO word*/
1555/*define for src_addr_31_0 field*/
1556#define SDMA_PKT_COPY_T2T_SRC_ADDR_LO_src_addr_31_0_offset 1
1557#define SDMA_PKT_COPY_T2T_SRC_ADDR_LO_src_addr_31_0_mask 0xFFFFFFFF
1558#define SDMA_PKT_COPY_T2T_SRC_ADDR_LO_src_addr_31_0_shift 0
1559#define SDMA_PKT_COPY_T2T_SRC_ADDR_LO_SRC_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_T2T_SRC_ADDR_LO_src_addr_31_0_mask) << SDMA_PKT_COPY_T2T_SRC_ADDR_LO_src_addr_31_0_shift)
1560
1561/*define for SRC_ADDR_HI word*/
1562/*define for src_addr_63_32 field*/
1563#define SDMA_PKT_COPY_T2T_SRC_ADDR_HI_src_addr_63_32_offset 2
1564#define SDMA_PKT_COPY_T2T_SRC_ADDR_HI_src_addr_63_32_mask 0xFFFFFFFF
1565#define SDMA_PKT_COPY_T2T_SRC_ADDR_HI_src_addr_63_32_shift 0
1566#define SDMA_PKT_COPY_T2T_SRC_ADDR_HI_SRC_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_T2T_SRC_ADDR_HI_src_addr_63_32_mask) << SDMA_PKT_COPY_T2T_SRC_ADDR_HI_src_addr_63_32_shift)
1567
1568/*define for DW_3 word*/
1569/*define for src_x field*/
1570#define SDMA_PKT_COPY_T2T_DW_3_src_x_offset 3
1571#define SDMA_PKT_COPY_T2T_DW_3_src_x_mask 0x00003FFF
1572#define SDMA_PKT_COPY_T2T_DW_3_src_x_shift 0
1573#define SDMA_PKT_COPY_T2T_DW_3_SRC_X(x) (((x) & SDMA_PKT_COPY_T2T_DW_3_src_x_mask) << SDMA_PKT_COPY_T2T_DW_3_src_x_shift)
1574
1575/*define for src_y field*/
1576#define SDMA_PKT_COPY_T2T_DW_3_src_y_offset 3
1577#define SDMA_PKT_COPY_T2T_DW_3_src_y_mask 0x00003FFF
1578#define SDMA_PKT_COPY_T2T_DW_3_src_y_shift 16
1579#define SDMA_PKT_COPY_T2T_DW_3_SRC_Y(x) (((x) & SDMA_PKT_COPY_T2T_DW_3_src_y_mask) << SDMA_PKT_COPY_T2T_DW_3_src_y_shift)
1580
1581/*define for DW_4 word*/
1582/*define for src_z field*/
1583#define SDMA_PKT_COPY_T2T_DW_4_src_z_offset 4
1584#define SDMA_PKT_COPY_T2T_DW_4_src_z_mask 0x00001FFF
1585#define SDMA_PKT_COPY_T2T_DW_4_src_z_shift 0
1586#define SDMA_PKT_COPY_T2T_DW_4_SRC_Z(x) (((x) & SDMA_PKT_COPY_T2T_DW_4_src_z_mask) << SDMA_PKT_COPY_T2T_DW_4_src_z_shift)
1587
1588/*define for src_width field*/
1589#define SDMA_PKT_COPY_T2T_DW_4_src_width_offset 4
1590#define SDMA_PKT_COPY_T2T_DW_4_src_width_mask 0x00003FFF
1591#define SDMA_PKT_COPY_T2T_DW_4_src_width_shift 16
1592#define SDMA_PKT_COPY_T2T_DW_4_SRC_WIDTH(x) (((x) & SDMA_PKT_COPY_T2T_DW_4_src_width_mask) << SDMA_PKT_COPY_T2T_DW_4_src_width_shift)
1593
1594/*define for DW_5 word*/
1595/*define for src_height field*/
1596#define SDMA_PKT_COPY_T2T_DW_5_src_height_offset 5
1597#define SDMA_PKT_COPY_T2T_DW_5_src_height_mask 0x00003FFF
1598#define SDMA_PKT_COPY_T2T_DW_5_src_height_shift 0
1599#define SDMA_PKT_COPY_T2T_DW_5_SRC_HEIGHT(x) (((x) & SDMA_PKT_COPY_T2T_DW_5_src_height_mask) << SDMA_PKT_COPY_T2T_DW_5_src_height_shift)
1600
1601/*define for src_depth field*/
1602#define SDMA_PKT_COPY_T2T_DW_5_src_depth_offset 5
1603#define SDMA_PKT_COPY_T2T_DW_5_src_depth_mask 0x00001FFF
1604#define SDMA_PKT_COPY_T2T_DW_5_src_depth_shift 16
1605#define SDMA_PKT_COPY_T2T_DW_5_SRC_DEPTH(x) (((x) & SDMA_PKT_COPY_T2T_DW_5_src_depth_mask) << SDMA_PKT_COPY_T2T_DW_5_src_depth_shift)
1606
1607/*define for DW_6 word*/
1608/*define for src_element_size field*/
1609#define SDMA_PKT_COPY_T2T_DW_6_src_element_size_offset 6
1610#define SDMA_PKT_COPY_T2T_DW_6_src_element_size_mask 0x00000007
1611#define SDMA_PKT_COPY_T2T_DW_6_src_element_size_shift 0
1612#define SDMA_PKT_COPY_T2T_DW_6_SRC_ELEMENT_SIZE(x) (((x) & SDMA_PKT_COPY_T2T_DW_6_src_element_size_mask) << SDMA_PKT_COPY_T2T_DW_6_src_element_size_shift)
1613
1614/*define for src_swizzle_mode field*/
1615#define SDMA_PKT_COPY_T2T_DW_6_src_swizzle_mode_offset 6
1616#define SDMA_PKT_COPY_T2T_DW_6_src_swizzle_mode_mask 0x0000001F
1617#define SDMA_PKT_COPY_T2T_DW_6_src_swizzle_mode_shift 3
1618#define SDMA_PKT_COPY_T2T_DW_6_SRC_SWIZZLE_MODE(x) (((x) & SDMA_PKT_COPY_T2T_DW_6_src_swizzle_mode_mask) << SDMA_PKT_COPY_T2T_DW_6_src_swizzle_mode_shift)
1619
1620/*define for src_dimension field*/
1621#define SDMA_PKT_COPY_T2T_DW_6_src_dimension_offset 6
1622#define SDMA_PKT_COPY_T2T_DW_6_src_dimension_mask 0x00000003
1623#define SDMA_PKT_COPY_T2T_DW_6_src_dimension_shift 9
1624#define SDMA_PKT_COPY_T2T_DW_6_SRC_DIMENSION(x) (((x) & SDMA_PKT_COPY_T2T_DW_6_src_dimension_mask) << SDMA_PKT_COPY_T2T_DW_6_src_dimension_shift)
1625
1626/*define for src_mip_max field*/
1627#define SDMA_PKT_COPY_T2T_DW_6_src_mip_max_offset 6
1628#define SDMA_PKT_COPY_T2T_DW_6_src_mip_max_mask 0x0000000F
1629#define SDMA_PKT_COPY_T2T_DW_6_src_mip_max_shift 16
1630#define SDMA_PKT_COPY_T2T_DW_6_SRC_MIP_MAX(x) (((x) & SDMA_PKT_COPY_T2T_DW_6_src_mip_max_mask) << SDMA_PKT_COPY_T2T_DW_6_src_mip_max_shift)
1631
1632/*define for src_mip_id field*/
1633#define SDMA_PKT_COPY_T2T_DW_6_src_mip_id_offset 6
1634#define SDMA_PKT_COPY_T2T_DW_6_src_mip_id_mask 0x0000000F
1635#define SDMA_PKT_COPY_T2T_DW_6_src_mip_id_shift 20
1636#define SDMA_PKT_COPY_T2T_DW_6_SRC_MIP_ID(x) (((x) & SDMA_PKT_COPY_T2T_DW_6_src_mip_id_mask) << SDMA_PKT_COPY_T2T_DW_6_src_mip_id_shift)
1637
1638/*define for DST_ADDR_LO word*/
1639/*define for dst_addr_31_0 field*/
1640#define SDMA_PKT_COPY_T2T_DST_ADDR_LO_dst_addr_31_0_offset 7
1641#define SDMA_PKT_COPY_T2T_DST_ADDR_LO_dst_addr_31_0_mask 0xFFFFFFFF
1642#define SDMA_PKT_COPY_T2T_DST_ADDR_LO_dst_addr_31_0_shift 0
1643#define SDMA_PKT_COPY_T2T_DST_ADDR_LO_DST_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_T2T_DST_ADDR_LO_dst_addr_31_0_mask) << SDMA_PKT_COPY_T2T_DST_ADDR_LO_dst_addr_31_0_shift)
1644
1645/*define for DST_ADDR_HI word*/
1646/*define for dst_addr_63_32 field*/
1647#define SDMA_PKT_COPY_T2T_DST_ADDR_HI_dst_addr_63_32_offset 8
1648#define SDMA_PKT_COPY_T2T_DST_ADDR_HI_dst_addr_63_32_mask 0xFFFFFFFF
1649#define SDMA_PKT_COPY_T2T_DST_ADDR_HI_dst_addr_63_32_shift 0
1650#define SDMA_PKT_COPY_T2T_DST_ADDR_HI_DST_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_T2T_DST_ADDR_HI_dst_addr_63_32_mask) << SDMA_PKT_COPY_T2T_DST_ADDR_HI_dst_addr_63_32_shift)
1651
1652/*define for DW_9 word*/
1653/*define for dst_x field*/
1654#define SDMA_PKT_COPY_T2T_DW_9_dst_x_offset 9
1655#define SDMA_PKT_COPY_T2T_DW_9_dst_x_mask 0x00003FFF
1656#define SDMA_PKT_COPY_T2T_DW_9_dst_x_shift 0
1657#define SDMA_PKT_COPY_T2T_DW_9_DST_X(x) (((x) & SDMA_PKT_COPY_T2T_DW_9_dst_x_mask) << SDMA_PKT_COPY_T2T_DW_9_dst_x_shift)
1658
1659/*define for dst_y field*/
1660#define SDMA_PKT_COPY_T2T_DW_9_dst_y_offset 9
1661#define SDMA_PKT_COPY_T2T_DW_9_dst_y_mask 0x00003FFF
1662#define SDMA_PKT_COPY_T2T_DW_9_dst_y_shift 16
1663#define SDMA_PKT_COPY_T2T_DW_9_DST_Y(x) (((x) & SDMA_PKT_COPY_T2T_DW_9_dst_y_mask) << SDMA_PKT_COPY_T2T_DW_9_dst_y_shift)
1664
1665/*define for DW_10 word*/
1666/*define for dst_z field*/
1667#define SDMA_PKT_COPY_T2T_DW_10_dst_z_offset 10
1668#define SDMA_PKT_COPY_T2T_DW_10_dst_z_mask 0x00001FFF
1669#define SDMA_PKT_COPY_T2T_DW_10_dst_z_shift 0
1670#define SDMA_PKT_COPY_T2T_DW_10_DST_Z(x) (((x) & SDMA_PKT_COPY_T2T_DW_10_dst_z_mask) << SDMA_PKT_COPY_T2T_DW_10_dst_z_shift)
1671
1672/*define for dst_width field*/
1673#define SDMA_PKT_COPY_T2T_DW_10_dst_width_offset 10
1674#define SDMA_PKT_COPY_T2T_DW_10_dst_width_mask 0x00003FFF
1675#define SDMA_PKT_COPY_T2T_DW_10_dst_width_shift 16
1676#define SDMA_PKT_COPY_T2T_DW_10_DST_WIDTH(x) (((x) & SDMA_PKT_COPY_T2T_DW_10_dst_width_mask) << SDMA_PKT_COPY_T2T_DW_10_dst_width_shift)
1677
1678/*define for DW_11 word*/
1679/*define for dst_height field*/
1680#define SDMA_PKT_COPY_T2T_DW_11_dst_height_offset 11
1681#define SDMA_PKT_COPY_T2T_DW_11_dst_height_mask 0x00003FFF
1682#define SDMA_PKT_COPY_T2T_DW_11_dst_height_shift 0
1683#define SDMA_PKT_COPY_T2T_DW_11_DST_HEIGHT(x) (((x) & SDMA_PKT_COPY_T2T_DW_11_dst_height_mask) << SDMA_PKT_COPY_T2T_DW_11_dst_height_shift)
1684
1685/*define for dst_depth field*/
1686#define SDMA_PKT_COPY_T2T_DW_11_dst_depth_offset 11
1687#define SDMA_PKT_COPY_T2T_DW_11_dst_depth_mask 0x00001FFF
1688#define SDMA_PKT_COPY_T2T_DW_11_dst_depth_shift 16
1689#define SDMA_PKT_COPY_T2T_DW_11_DST_DEPTH(x) (((x) & SDMA_PKT_COPY_T2T_DW_11_dst_depth_mask) << SDMA_PKT_COPY_T2T_DW_11_dst_depth_shift)
1690
1691/*define for DW_12 word*/
1692/*define for dst_element_size field*/
1693#define SDMA_PKT_COPY_T2T_DW_12_dst_element_size_offset 12
1694#define SDMA_PKT_COPY_T2T_DW_12_dst_element_size_mask 0x00000007
1695#define SDMA_PKT_COPY_T2T_DW_12_dst_element_size_shift 0
1696#define SDMA_PKT_COPY_T2T_DW_12_DST_ELEMENT_SIZE(x) (((x) & SDMA_PKT_COPY_T2T_DW_12_dst_element_size_mask) << SDMA_PKT_COPY_T2T_DW_12_dst_element_size_shift)
1697
1698/*define for dst_swizzle_mode field*/
1699#define SDMA_PKT_COPY_T2T_DW_12_dst_swizzle_mode_offset 12
1700#define SDMA_PKT_COPY_T2T_DW_12_dst_swizzle_mode_mask 0x0000001F
1701#define SDMA_PKT_COPY_T2T_DW_12_dst_swizzle_mode_shift 3
1702#define SDMA_PKT_COPY_T2T_DW_12_DST_SWIZZLE_MODE(x) (((x) & SDMA_PKT_COPY_T2T_DW_12_dst_swizzle_mode_mask) << SDMA_PKT_COPY_T2T_DW_12_dst_swizzle_mode_shift)
1703
1704/*define for dst_dimension field*/
1705#define SDMA_PKT_COPY_T2T_DW_12_dst_dimension_offset 12
1706#define SDMA_PKT_COPY_T2T_DW_12_dst_dimension_mask 0x00000003
1707#define SDMA_PKT_COPY_T2T_DW_12_dst_dimension_shift 9
1708#define SDMA_PKT_COPY_T2T_DW_12_DST_DIMENSION(x) (((x) & SDMA_PKT_COPY_T2T_DW_12_dst_dimension_mask) << SDMA_PKT_COPY_T2T_DW_12_dst_dimension_shift)
1709
1710/*define for dst_mip_max field*/
1711#define SDMA_PKT_COPY_T2T_DW_12_dst_mip_max_offset 12
1712#define SDMA_PKT_COPY_T2T_DW_12_dst_mip_max_mask 0x0000000F
1713#define SDMA_PKT_COPY_T2T_DW_12_dst_mip_max_shift 16
1714#define SDMA_PKT_COPY_T2T_DW_12_DST_MIP_MAX(x) (((x) & SDMA_PKT_COPY_T2T_DW_12_dst_mip_max_mask) << SDMA_PKT_COPY_T2T_DW_12_dst_mip_max_shift)
1715
1716/*define for dst_mip_id field*/
1717#define SDMA_PKT_COPY_T2T_DW_12_dst_mip_id_offset 12
1718#define SDMA_PKT_COPY_T2T_DW_12_dst_mip_id_mask 0x0000000F
1719#define SDMA_PKT_COPY_T2T_DW_12_dst_mip_id_shift 20
1720#define SDMA_PKT_COPY_T2T_DW_12_DST_MIP_ID(x) (((x) & SDMA_PKT_COPY_T2T_DW_12_dst_mip_id_mask) << SDMA_PKT_COPY_T2T_DW_12_dst_mip_id_shift)
1721
1722/*define for DW_13 word*/
1723/*define for rect_x field*/
1724#define SDMA_PKT_COPY_T2T_DW_13_rect_x_offset 13
1725#define SDMA_PKT_COPY_T2T_DW_13_rect_x_mask 0x00003FFF
1726#define SDMA_PKT_COPY_T2T_DW_13_rect_x_shift 0
1727#define SDMA_PKT_COPY_T2T_DW_13_RECT_X(x) (((x) & SDMA_PKT_COPY_T2T_DW_13_rect_x_mask) << SDMA_PKT_COPY_T2T_DW_13_rect_x_shift)
1728
1729/*define for rect_y field*/
1730#define SDMA_PKT_COPY_T2T_DW_13_rect_y_offset 13
1731#define SDMA_PKT_COPY_T2T_DW_13_rect_y_mask 0x00003FFF
1732#define SDMA_PKT_COPY_T2T_DW_13_rect_y_shift 16
1733#define SDMA_PKT_COPY_T2T_DW_13_RECT_Y(x) (((x) & SDMA_PKT_COPY_T2T_DW_13_rect_y_mask) << SDMA_PKT_COPY_T2T_DW_13_rect_y_shift)
1734
1735/*define for DW_14 word*/
1736/*define for rect_z field*/
1737#define SDMA_PKT_COPY_T2T_DW_14_rect_z_offset 14
1738#define SDMA_PKT_COPY_T2T_DW_14_rect_z_mask 0x00001FFF
1739#define SDMA_PKT_COPY_T2T_DW_14_rect_z_shift 0
1740#define SDMA_PKT_COPY_T2T_DW_14_RECT_Z(x) (((x) & SDMA_PKT_COPY_T2T_DW_14_rect_z_mask) << SDMA_PKT_COPY_T2T_DW_14_rect_z_shift)
1741
1742/*define for dst_sw field*/
1743#define SDMA_PKT_COPY_T2T_DW_14_dst_sw_offset 14
1744#define SDMA_PKT_COPY_T2T_DW_14_dst_sw_mask 0x00000003
1745#define SDMA_PKT_COPY_T2T_DW_14_dst_sw_shift 16
1746#define SDMA_PKT_COPY_T2T_DW_14_DST_SW(x) (((x) & SDMA_PKT_COPY_T2T_DW_14_dst_sw_mask) << SDMA_PKT_COPY_T2T_DW_14_dst_sw_shift)
1747
1748/*define for src_sw field*/
1749#define SDMA_PKT_COPY_T2T_DW_14_src_sw_offset 14
1750#define SDMA_PKT_COPY_T2T_DW_14_src_sw_mask 0x00000003
1751#define SDMA_PKT_COPY_T2T_DW_14_src_sw_shift 24
1752#define SDMA_PKT_COPY_T2T_DW_14_SRC_SW(x) (((x) & SDMA_PKT_COPY_T2T_DW_14_src_sw_mask) << SDMA_PKT_COPY_T2T_DW_14_src_sw_shift)
1753
1754/*define for META_ADDR_LO word*/
1755/*define for meta_addr_31_0 field*/
1756#define SDMA_PKT_COPY_T2T_META_ADDR_LO_meta_addr_31_0_offset 15
1757#define SDMA_PKT_COPY_T2T_META_ADDR_LO_meta_addr_31_0_mask 0xFFFFFFFF
1758#define SDMA_PKT_COPY_T2T_META_ADDR_LO_meta_addr_31_0_shift 0
1759#define SDMA_PKT_COPY_T2T_META_ADDR_LO_META_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_T2T_META_ADDR_LO_meta_addr_31_0_mask) << SDMA_PKT_COPY_T2T_META_ADDR_LO_meta_addr_31_0_shift)
1760
1761/*define for META_ADDR_HI word*/
1762/*define for meta_addr_63_32 field*/
1763#define SDMA_PKT_COPY_T2T_META_ADDR_HI_meta_addr_63_32_offset 16
1764#define SDMA_PKT_COPY_T2T_META_ADDR_HI_meta_addr_63_32_mask 0xFFFFFFFF
1765#define SDMA_PKT_COPY_T2T_META_ADDR_HI_meta_addr_63_32_shift 0
1766#define SDMA_PKT_COPY_T2T_META_ADDR_HI_META_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_T2T_META_ADDR_HI_meta_addr_63_32_mask) << SDMA_PKT_COPY_T2T_META_ADDR_HI_meta_addr_63_32_shift)
1767
1768/*define for META_CONFIG word*/
1769/*define for data_format field*/
1770#define SDMA_PKT_COPY_T2T_META_CONFIG_data_format_offset 17
1771#define SDMA_PKT_COPY_T2T_META_CONFIG_data_format_mask 0x0000007F
1772#define SDMA_PKT_COPY_T2T_META_CONFIG_data_format_shift 0
1773#define SDMA_PKT_COPY_T2T_META_CONFIG_DATA_FORMAT(x) (((x) & SDMA_PKT_COPY_T2T_META_CONFIG_data_format_mask) << SDMA_PKT_COPY_T2T_META_CONFIG_data_format_shift)
1774
1775/*define for color_transform_disable field*/
1776#define SDMA_PKT_COPY_T2T_META_CONFIG_color_transform_disable_offset 17
1777#define SDMA_PKT_COPY_T2T_META_CONFIG_color_transform_disable_mask 0x00000001
1778#define SDMA_PKT_COPY_T2T_META_CONFIG_color_transform_disable_shift 7
1779#define SDMA_PKT_COPY_T2T_META_CONFIG_COLOR_TRANSFORM_DISABLE(x) (((x) & SDMA_PKT_COPY_T2T_META_CONFIG_color_transform_disable_mask) << SDMA_PKT_COPY_T2T_META_CONFIG_color_transform_disable_shift)
1780
1781/*define for alpha_is_on_msb field*/
1782#define SDMA_PKT_COPY_T2T_META_CONFIG_alpha_is_on_msb_offset 17
1783#define SDMA_PKT_COPY_T2T_META_CONFIG_alpha_is_on_msb_mask 0x00000001
1784#define SDMA_PKT_COPY_T2T_META_CONFIG_alpha_is_on_msb_shift 8
1785#define SDMA_PKT_COPY_T2T_META_CONFIG_ALPHA_IS_ON_MSB(x) (((x) & SDMA_PKT_COPY_T2T_META_CONFIG_alpha_is_on_msb_mask) << SDMA_PKT_COPY_T2T_META_CONFIG_alpha_is_on_msb_shift)
1786
1787/*define for number_type field*/
1788#define SDMA_PKT_COPY_T2T_META_CONFIG_number_type_offset 17
1789#define SDMA_PKT_COPY_T2T_META_CONFIG_number_type_mask 0x00000007
1790#define SDMA_PKT_COPY_T2T_META_CONFIG_number_type_shift 9
1791#define SDMA_PKT_COPY_T2T_META_CONFIG_NUMBER_TYPE(x) (((x) & SDMA_PKT_COPY_T2T_META_CONFIG_number_type_mask) << SDMA_PKT_COPY_T2T_META_CONFIG_number_type_shift)
1792
1793/*define for surface_type field*/
1794#define SDMA_PKT_COPY_T2T_META_CONFIG_surface_type_offset 17
1795#define SDMA_PKT_COPY_T2T_META_CONFIG_surface_type_mask 0x00000003
1796#define SDMA_PKT_COPY_T2T_META_CONFIG_surface_type_shift 12
1797#define SDMA_PKT_COPY_T2T_META_CONFIG_SURFACE_TYPE(x) (((x) & SDMA_PKT_COPY_T2T_META_CONFIG_surface_type_mask) << SDMA_PKT_COPY_T2T_META_CONFIG_surface_type_shift)
1798
1799/*define for max_comp_block_size field*/
1800#define SDMA_PKT_COPY_T2T_META_CONFIG_max_comp_block_size_offset 17
1801#define SDMA_PKT_COPY_T2T_META_CONFIG_max_comp_block_size_mask 0x00000003
1802#define SDMA_PKT_COPY_T2T_META_CONFIG_max_comp_block_size_shift 24
1803#define SDMA_PKT_COPY_T2T_META_CONFIG_MAX_COMP_BLOCK_SIZE(x) (((x) & SDMA_PKT_COPY_T2T_META_CONFIG_max_comp_block_size_mask) << SDMA_PKT_COPY_T2T_META_CONFIG_max_comp_block_size_shift)
1804
1805/*define for max_uncomp_block_size field*/
1806#define SDMA_PKT_COPY_T2T_META_CONFIG_max_uncomp_block_size_offset 17
1807#define SDMA_PKT_COPY_T2T_META_CONFIG_max_uncomp_block_size_mask 0x00000003
1808#define SDMA_PKT_COPY_T2T_META_CONFIG_max_uncomp_block_size_shift 26
1809#define SDMA_PKT_COPY_T2T_META_CONFIG_MAX_UNCOMP_BLOCK_SIZE(x) (((x) & SDMA_PKT_COPY_T2T_META_CONFIG_max_uncomp_block_size_mask) << SDMA_PKT_COPY_T2T_META_CONFIG_max_uncomp_block_size_shift)
1810
1811/*define for write_compress_enable field*/
1812#define SDMA_PKT_COPY_T2T_META_CONFIG_write_compress_enable_offset 17
1813#define SDMA_PKT_COPY_T2T_META_CONFIG_write_compress_enable_mask 0x00000001
1814#define SDMA_PKT_COPY_T2T_META_CONFIG_write_compress_enable_shift 28
1815#define SDMA_PKT_COPY_T2T_META_CONFIG_WRITE_COMPRESS_ENABLE(x) (((x) & SDMA_PKT_COPY_T2T_META_CONFIG_write_compress_enable_mask) << SDMA_PKT_COPY_T2T_META_CONFIG_write_compress_enable_shift)
1816
1817/*define for meta_tmz field*/
1818#define SDMA_PKT_COPY_T2T_META_CONFIG_meta_tmz_offset 17
1819#define SDMA_PKT_COPY_T2T_META_CONFIG_meta_tmz_mask 0x00000001
1820#define SDMA_PKT_COPY_T2T_META_CONFIG_meta_tmz_shift 29
1821#define SDMA_PKT_COPY_T2T_META_CONFIG_META_TMZ(x) (((x) & SDMA_PKT_COPY_T2T_META_CONFIG_meta_tmz_mask) << SDMA_PKT_COPY_T2T_META_CONFIG_meta_tmz_shift)
1822
1823
1824/*
1825** Definitions for SDMA_PKT_COPY_T2T_BC packet
1826*/
1827
1828/*define for HEADER word*/
1829/*define for op field*/
1830#define SDMA_PKT_COPY_T2T_BC_HEADER_op_offset 0
1831#define SDMA_PKT_COPY_T2T_BC_HEADER_op_mask 0x000000FF
1832#define SDMA_PKT_COPY_T2T_BC_HEADER_op_shift 0
1833#define SDMA_PKT_COPY_T2T_BC_HEADER_OP(x) (((x) & SDMA_PKT_COPY_T2T_BC_HEADER_op_mask) << SDMA_PKT_COPY_T2T_BC_HEADER_op_shift)
1834
1835/*define for sub_op field*/
1836#define SDMA_PKT_COPY_T2T_BC_HEADER_sub_op_offset 0
1837#define SDMA_PKT_COPY_T2T_BC_HEADER_sub_op_mask 0x000000FF
1838#define SDMA_PKT_COPY_T2T_BC_HEADER_sub_op_shift 8
1839#define SDMA_PKT_COPY_T2T_BC_HEADER_SUB_OP(x) (((x) & SDMA_PKT_COPY_T2T_BC_HEADER_sub_op_mask) << SDMA_PKT_COPY_T2T_BC_HEADER_sub_op_shift)
1840
1841/*define for SRC_ADDR_LO word*/
1842/*define for src_addr_31_0 field*/
1843#define SDMA_PKT_COPY_T2T_BC_SRC_ADDR_LO_src_addr_31_0_offset 1
1844#define SDMA_PKT_COPY_T2T_BC_SRC_ADDR_LO_src_addr_31_0_mask 0xFFFFFFFF
1845#define SDMA_PKT_COPY_T2T_BC_SRC_ADDR_LO_src_addr_31_0_shift 0
1846#define SDMA_PKT_COPY_T2T_BC_SRC_ADDR_LO_SRC_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_T2T_BC_SRC_ADDR_LO_src_addr_31_0_mask) << SDMA_PKT_COPY_T2T_BC_SRC_ADDR_LO_src_addr_31_0_shift)
1847
1848/*define for SRC_ADDR_HI word*/
1849/*define for src_addr_63_32 field*/
1850#define SDMA_PKT_COPY_T2T_BC_SRC_ADDR_HI_src_addr_63_32_offset 2
1851#define SDMA_PKT_COPY_T2T_BC_SRC_ADDR_HI_src_addr_63_32_mask 0xFFFFFFFF
1852#define SDMA_PKT_COPY_T2T_BC_SRC_ADDR_HI_src_addr_63_32_shift 0
1853#define SDMA_PKT_COPY_T2T_BC_SRC_ADDR_HI_SRC_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_T2T_BC_SRC_ADDR_HI_src_addr_63_32_mask) << SDMA_PKT_COPY_T2T_BC_SRC_ADDR_HI_src_addr_63_32_shift)
1854
1855/*define for DW_3 word*/
1856/*define for src_x field*/
1857#define SDMA_PKT_COPY_T2T_BC_DW_3_src_x_offset 3
1858#define SDMA_PKT_COPY_T2T_BC_DW_3_src_x_mask 0x00003FFF
1859#define SDMA_PKT_COPY_T2T_BC_DW_3_src_x_shift 0
1860#define SDMA_PKT_COPY_T2T_BC_DW_3_SRC_X(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_3_src_x_mask) << SDMA_PKT_COPY_T2T_BC_DW_3_src_x_shift)
1861
1862/*define for src_y field*/
1863#define SDMA_PKT_COPY_T2T_BC_DW_3_src_y_offset 3
1864#define SDMA_PKT_COPY_T2T_BC_DW_3_src_y_mask 0x00003FFF
1865#define SDMA_PKT_COPY_T2T_BC_DW_3_src_y_shift 16
1866#define SDMA_PKT_COPY_T2T_BC_DW_3_SRC_Y(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_3_src_y_mask) << SDMA_PKT_COPY_T2T_BC_DW_3_src_y_shift)
1867
1868/*define for DW_4 word*/
1869/*define for src_z field*/
1870#define SDMA_PKT_COPY_T2T_BC_DW_4_src_z_offset 4
1871#define SDMA_PKT_COPY_T2T_BC_DW_4_src_z_mask 0x000007FF
1872#define SDMA_PKT_COPY_T2T_BC_DW_4_src_z_shift 0
1873#define SDMA_PKT_COPY_T2T_BC_DW_4_SRC_Z(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_4_src_z_mask) << SDMA_PKT_COPY_T2T_BC_DW_4_src_z_shift)
1874
1875/*define for src_width field*/
1876#define SDMA_PKT_COPY_T2T_BC_DW_4_src_width_offset 4
1877#define SDMA_PKT_COPY_T2T_BC_DW_4_src_width_mask 0x00003FFF
1878#define SDMA_PKT_COPY_T2T_BC_DW_4_src_width_shift 16
1879#define SDMA_PKT_COPY_T2T_BC_DW_4_SRC_WIDTH(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_4_src_width_mask) << SDMA_PKT_COPY_T2T_BC_DW_4_src_width_shift)
1880
1881/*define for DW_5 word*/
1882/*define for src_height field*/
1883#define SDMA_PKT_COPY_T2T_BC_DW_5_src_height_offset 5
1884#define SDMA_PKT_COPY_T2T_BC_DW_5_src_height_mask 0x00003FFF
1885#define SDMA_PKT_COPY_T2T_BC_DW_5_src_height_shift 0
1886#define SDMA_PKT_COPY_T2T_BC_DW_5_SRC_HEIGHT(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_5_src_height_mask) << SDMA_PKT_COPY_T2T_BC_DW_5_src_height_shift)
1887
1888/*define for src_depth field*/
1889#define SDMA_PKT_COPY_T2T_BC_DW_5_src_depth_offset 5
1890#define SDMA_PKT_COPY_T2T_BC_DW_5_src_depth_mask 0x000007FF
1891#define SDMA_PKT_COPY_T2T_BC_DW_5_src_depth_shift 16
1892#define SDMA_PKT_COPY_T2T_BC_DW_5_SRC_DEPTH(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_5_src_depth_mask) << SDMA_PKT_COPY_T2T_BC_DW_5_src_depth_shift)
1893
1894/*define for DW_6 word*/
1895/*define for src_element_size field*/
1896#define SDMA_PKT_COPY_T2T_BC_DW_6_src_element_size_offset 6
1897#define SDMA_PKT_COPY_T2T_BC_DW_6_src_element_size_mask 0x00000007
1898#define SDMA_PKT_COPY_T2T_BC_DW_6_src_element_size_shift 0
1899#define SDMA_PKT_COPY_T2T_BC_DW_6_SRC_ELEMENT_SIZE(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_6_src_element_size_mask) << SDMA_PKT_COPY_T2T_BC_DW_6_src_element_size_shift)
1900
1901/*define for src_array_mode field*/
1902#define SDMA_PKT_COPY_T2T_BC_DW_6_src_array_mode_offset 6
1903#define SDMA_PKT_COPY_T2T_BC_DW_6_src_array_mode_mask 0x0000000F
1904#define SDMA_PKT_COPY_T2T_BC_DW_6_src_array_mode_shift 3
1905#define SDMA_PKT_COPY_T2T_BC_DW_6_SRC_ARRAY_MODE(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_6_src_array_mode_mask) << SDMA_PKT_COPY_T2T_BC_DW_6_src_array_mode_shift)
1906
1907/*define for src_mit_mode field*/
1908#define SDMA_PKT_COPY_T2T_BC_DW_6_src_mit_mode_offset 6
1909#define SDMA_PKT_COPY_T2T_BC_DW_6_src_mit_mode_mask 0x00000007
1910#define SDMA_PKT_COPY_T2T_BC_DW_6_src_mit_mode_shift 8
1911#define SDMA_PKT_COPY_T2T_BC_DW_6_SRC_MIT_MODE(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_6_src_mit_mode_mask) << SDMA_PKT_COPY_T2T_BC_DW_6_src_mit_mode_shift)
1912
1913/*define for src_tilesplit_size field*/
1914#define SDMA_PKT_COPY_T2T_BC_DW_6_src_tilesplit_size_offset 6
1915#define SDMA_PKT_COPY_T2T_BC_DW_6_src_tilesplit_size_mask 0x00000007
1916#define SDMA_PKT_COPY_T2T_BC_DW_6_src_tilesplit_size_shift 11
1917#define SDMA_PKT_COPY_T2T_BC_DW_6_SRC_TILESPLIT_SIZE(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_6_src_tilesplit_size_mask) << SDMA_PKT_COPY_T2T_BC_DW_6_src_tilesplit_size_shift)
1918
1919/*define for src_bank_w field*/
1920#define SDMA_PKT_COPY_T2T_BC_DW_6_src_bank_w_offset 6
1921#define SDMA_PKT_COPY_T2T_BC_DW_6_src_bank_w_mask 0x00000003
1922#define SDMA_PKT_COPY_T2T_BC_DW_6_src_bank_w_shift 15
1923#define SDMA_PKT_COPY_T2T_BC_DW_6_SRC_BANK_W(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_6_src_bank_w_mask) << SDMA_PKT_COPY_T2T_BC_DW_6_src_bank_w_shift)
1924
1925/*define for src_bank_h field*/
1926#define SDMA_PKT_COPY_T2T_BC_DW_6_src_bank_h_offset 6
1927#define SDMA_PKT_COPY_T2T_BC_DW_6_src_bank_h_mask 0x00000003
1928#define SDMA_PKT_COPY_T2T_BC_DW_6_src_bank_h_shift 18
1929#define SDMA_PKT_COPY_T2T_BC_DW_6_SRC_BANK_H(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_6_src_bank_h_mask) << SDMA_PKT_COPY_T2T_BC_DW_6_src_bank_h_shift)
1930
1931/*define for src_num_bank field*/
1932#define SDMA_PKT_COPY_T2T_BC_DW_6_src_num_bank_offset 6
1933#define SDMA_PKT_COPY_T2T_BC_DW_6_src_num_bank_mask 0x00000003
1934#define SDMA_PKT_COPY_T2T_BC_DW_6_src_num_bank_shift 21
1935#define SDMA_PKT_COPY_T2T_BC_DW_6_SRC_NUM_BANK(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_6_src_num_bank_mask) << SDMA_PKT_COPY_T2T_BC_DW_6_src_num_bank_shift)
1936
1937/*define for src_mat_aspt field*/
1938#define SDMA_PKT_COPY_T2T_BC_DW_6_src_mat_aspt_offset 6
1939#define SDMA_PKT_COPY_T2T_BC_DW_6_src_mat_aspt_mask 0x00000003
1940#define SDMA_PKT_COPY_T2T_BC_DW_6_src_mat_aspt_shift 24
1941#define SDMA_PKT_COPY_T2T_BC_DW_6_SRC_MAT_ASPT(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_6_src_mat_aspt_mask) << SDMA_PKT_COPY_T2T_BC_DW_6_src_mat_aspt_shift)
1942
1943/*define for src_pipe_config field*/
1944#define SDMA_PKT_COPY_T2T_BC_DW_6_src_pipe_config_offset 6
1945#define SDMA_PKT_COPY_T2T_BC_DW_6_src_pipe_config_mask 0x0000001F
1946#define SDMA_PKT_COPY_T2T_BC_DW_6_src_pipe_config_shift 26
1947#define SDMA_PKT_COPY_T2T_BC_DW_6_SRC_PIPE_CONFIG(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_6_src_pipe_config_mask) << SDMA_PKT_COPY_T2T_BC_DW_6_src_pipe_config_shift)
1948
1949/*define for DST_ADDR_LO word*/
1950/*define for dst_addr_31_0 field*/
1951#define SDMA_PKT_COPY_T2T_BC_DST_ADDR_LO_dst_addr_31_0_offset 7
1952#define SDMA_PKT_COPY_T2T_BC_DST_ADDR_LO_dst_addr_31_0_mask 0xFFFFFFFF
1953#define SDMA_PKT_COPY_T2T_BC_DST_ADDR_LO_dst_addr_31_0_shift 0
1954#define SDMA_PKT_COPY_T2T_BC_DST_ADDR_LO_DST_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_T2T_BC_DST_ADDR_LO_dst_addr_31_0_mask) << SDMA_PKT_COPY_T2T_BC_DST_ADDR_LO_dst_addr_31_0_shift)
1955
1956/*define for DST_ADDR_HI word*/
1957/*define for dst_addr_63_32 field*/
1958#define SDMA_PKT_COPY_T2T_BC_DST_ADDR_HI_dst_addr_63_32_offset 8
1959#define SDMA_PKT_COPY_T2T_BC_DST_ADDR_HI_dst_addr_63_32_mask 0xFFFFFFFF
1960#define SDMA_PKT_COPY_T2T_BC_DST_ADDR_HI_dst_addr_63_32_shift 0
1961#define SDMA_PKT_COPY_T2T_BC_DST_ADDR_HI_DST_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_T2T_BC_DST_ADDR_HI_dst_addr_63_32_mask) << SDMA_PKT_COPY_T2T_BC_DST_ADDR_HI_dst_addr_63_32_shift)
1962
1963/*define for DW_9 word*/
1964/*define for dst_x field*/
1965#define SDMA_PKT_COPY_T2T_BC_DW_9_dst_x_offset 9
1966#define SDMA_PKT_COPY_T2T_BC_DW_9_dst_x_mask 0x00003FFF
1967#define SDMA_PKT_COPY_T2T_BC_DW_9_dst_x_shift 0
1968#define SDMA_PKT_COPY_T2T_BC_DW_9_DST_X(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_9_dst_x_mask) << SDMA_PKT_COPY_T2T_BC_DW_9_dst_x_shift)
1969
1970/*define for dst_y field*/
1971#define SDMA_PKT_COPY_T2T_BC_DW_9_dst_y_offset 9
1972#define SDMA_PKT_COPY_T2T_BC_DW_9_dst_y_mask 0x00003FFF
1973#define SDMA_PKT_COPY_T2T_BC_DW_9_dst_y_shift 16
1974#define SDMA_PKT_COPY_T2T_BC_DW_9_DST_Y(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_9_dst_y_mask) << SDMA_PKT_COPY_T2T_BC_DW_9_dst_y_shift)
1975
1976/*define for DW_10 word*/
1977/*define for dst_z field*/
1978#define SDMA_PKT_COPY_T2T_BC_DW_10_dst_z_offset 10
1979#define SDMA_PKT_COPY_T2T_BC_DW_10_dst_z_mask 0x000007FF
1980#define SDMA_PKT_COPY_T2T_BC_DW_10_dst_z_shift 0
1981#define SDMA_PKT_COPY_T2T_BC_DW_10_DST_Z(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_10_dst_z_mask) << SDMA_PKT_COPY_T2T_BC_DW_10_dst_z_shift)
1982
1983/*define for dst_width field*/
1984#define SDMA_PKT_COPY_T2T_BC_DW_10_dst_width_offset 10
1985#define SDMA_PKT_COPY_T2T_BC_DW_10_dst_width_mask 0x00003FFF
1986#define SDMA_PKT_COPY_T2T_BC_DW_10_dst_width_shift 16
1987#define SDMA_PKT_COPY_T2T_BC_DW_10_DST_WIDTH(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_10_dst_width_mask) << SDMA_PKT_COPY_T2T_BC_DW_10_dst_width_shift)
1988
1989/*define for DW_11 word*/
1990/*define for dst_height field*/
1991#define SDMA_PKT_COPY_T2T_BC_DW_11_dst_height_offset 11
1992#define SDMA_PKT_COPY_T2T_BC_DW_11_dst_height_mask 0x00003FFF
1993#define SDMA_PKT_COPY_T2T_BC_DW_11_dst_height_shift 0
1994#define SDMA_PKT_COPY_T2T_BC_DW_11_DST_HEIGHT(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_11_dst_height_mask) << SDMA_PKT_COPY_T2T_BC_DW_11_dst_height_shift)
1995
1996/*define for dst_depth field*/
1997#define SDMA_PKT_COPY_T2T_BC_DW_11_dst_depth_offset 11
1998#define SDMA_PKT_COPY_T2T_BC_DW_11_dst_depth_mask 0x00000FFF
1999#define SDMA_PKT_COPY_T2T_BC_DW_11_dst_depth_shift 16
2000#define SDMA_PKT_COPY_T2T_BC_DW_11_DST_DEPTH(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_11_dst_depth_mask) << SDMA_PKT_COPY_T2T_BC_DW_11_dst_depth_shift)
2001
2002/*define for DW_12 word*/
2003/*define for dst_element_size field*/
2004#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_element_size_offset 12
2005#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_element_size_mask 0x00000007
2006#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_element_size_shift 0
2007#define SDMA_PKT_COPY_T2T_BC_DW_12_DST_ELEMENT_SIZE(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_12_dst_element_size_mask) << SDMA_PKT_COPY_T2T_BC_DW_12_dst_element_size_shift)
2008
2009/*define for dst_array_mode field*/
2010#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_array_mode_offset 12
2011#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_array_mode_mask 0x0000000F
2012#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_array_mode_shift 3
2013#define SDMA_PKT_COPY_T2T_BC_DW_12_DST_ARRAY_MODE(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_12_dst_array_mode_mask) << SDMA_PKT_COPY_T2T_BC_DW_12_dst_array_mode_shift)
2014
2015/*define for dst_mit_mode field*/
2016#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_mit_mode_offset 12
2017#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_mit_mode_mask 0x00000007
2018#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_mit_mode_shift 8
2019#define SDMA_PKT_COPY_T2T_BC_DW_12_DST_MIT_MODE(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_12_dst_mit_mode_mask) << SDMA_PKT_COPY_T2T_BC_DW_12_dst_mit_mode_shift)
2020
2021/*define for dst_tilesplit_size field*/
2022#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_tilesplit_size_offset 12
2023#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_tilesplit_size_mask 0x00000007
2024#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_tilesplit_size_shift 11
2025#define SDMA_PKT_COPY_T2T_BC_DW_12_DST_TILESPLIT_SIZE(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_12_dst_tilesplit_size_mask) << SDMA_PKT_COPY_T2T_BC_DW_12_dst_tilesplit_size_shift)
2026
2027/*define for dst_bank_w field*/
2028#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_bank_w_offset 12
2029#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_bank_w_mask 0x00000003
2030#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_bank_w_shift 15
2031#define SDMA_PKT_COPY_T2T_BC_DW_12_DST_BANK_W(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_12_dst_bank_w_mask) << SDMA_PKT_COPY_T2T_BC_DW_12_dst_bank_w_shift)
2032
2033/*define for dst_bank_h field*/
2034#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_bank_h_offset 12
2035#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_bank_h_mask 0x00000003
2036#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_bank_h_shift 18
2037#define SDMA_PKT_COPY_T2T_BC_DW_12_DST_BANK_H(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_12_dst_bank_h_mask) << SDMA_PKT_COPY_T2T_BC_DW_12_dst_bank_h_shift)
2038
2039/*define for dst_num_bank field*/
2040#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_num_bank_offset 12
2041#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_num_bank_mask 0x00000003
2042#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_num_bank_shift 21
2043#define SDMA_PKT_COPY_T2T_BC_DW_12_DST_NUM_BANK(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_12_dst_num_bank_mask) << SDMA_PKT_COPY_T2T_BC_DW_12_dst_num_bank_shift)
2044
2045/*define for dst_mat_aspt field*/
2046#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_mat_aspt_offset 12
2047#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_mat_aspt_mask 0x00000003
2048#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_mat_aspt_shift 24
2049#define SDMA_PKT_COPY_T2T_BC_DW_12_DST_MAT_ASPT(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_12_dst_mat_aspt_mask) << SDMA_PKT_COPY_T2T_BC_DW_12_dst_mat_aspt_shift)
2050
2051/*define for dst_pipe_config field*/
2052#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_pipe_config_offset 12
2053#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_pipe_config_mask 0x0000001F
2054#define SDMA_PKT_COPY_T2T_BC_DW_12_dst_pipe_config_shift 26
2055#define SDMA_PKT_COPY_T2T_BC_DW_12_DST_PIPE_CONFIG(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_12_dst_pipe_config_mask) << SDMA_PKT_COPY_T2T_BC_DW_12_dst_pipe_config_shift)
2056
2057/*define for DW_13 word*/
2058/*define for rect_x field*/
2059#define SDMA_PKT_COPY_T2T_BC_DW_13_rect_x_offset 13
2060#define SDMA_PKT_COPY_T2T_BC_DW_13_rect_x_mask 0x00003FFF
2061#define SDMA_PKT_COPY_T2T_BC_DW_13_rect_x_shift 0
2062#define SDMA_PKT_COPY_T2T_BC_DW_13_RECT_X(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_13_rect_x_mask) << SDMA_PKT_COPY_T2T_BC_DW_13_rect_x_shift)
2063
2064/*define for rect_y field*/
2065#define SDMA_PKT_COPY_T2T_BC_DW_13_rect_y_offset 13
2066#define SDMA_PKT_COPY_T2T_BC_DW_13_rect_y_mask 0x00003FFF
2067#define SDMA_PKT_COPY_T2T_BC_DW_13_rect_y_shift 16
2068#define SDMA_PKT_COPY_T2T_BC_DW_13_RECT_Y(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_13_rect_y_mask) << SDMA_PKT_COPY_T2T_BC_DW_13_rect_y_shift)
2069
2070/*define for DW_14 word*/
2071/*define for rect_z field*/
2072#define SDMA_PKT_COPY_T2T_BC_DW_14_rect_z_offset 14
2073#define SDMA_PKT_COPY_T2T_BC_DW_14_rect_z_mask 0x000007FF
2074#define SDMA_PKT_COPY_T2T_BC_DW_14_rect_z_shift 0
2075#define SDMA_PKT_COPY_T2T_BC_DW_14_RECT_Z(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_14_rect_z_mask) << SDMA_PKT_COPY_T2T_BC_DW_14_rect_z_shift)
2076
2077/*define for dst_sw field*/
2078#define SDMA_PKT_COPY_T2T_BC_DW_14_dst_sw_offset 14
2079#define SDMA_PKT_COPY_T2T_BC_DW_14_dst_sw_mask 0x00000003
2080#define SDMA_PKT_COPY_T2T_BC_DW_14_dst_sw_shift 16
2081#define SDMA_PKT_COPY_T2T_BC_DW_14_DST_SW(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_14_dst_sw_mask) << SDMA_PKT_COPY_T2T_BC_DW_14_dst_sw_shift)
2082
2083/*define for src_sw field*/
2084#define SDMA_PKT_COPY_T2T_BC_DW_14_src_sw_offset 14
2085#define SDMA_PKT_COPY_T2T_BC_DW_14_src_sw_mask 0x00000003
2086#define SDMA_PKT_COPY_T2T_BC_DW_14_src_sw_shift 24
2087#define SDMA_PKT_COPY_T2T_BC_DW_14_SRC_SW(x) (((x) & SDMA_PKT_COPY_T2T_BC_DW_14_src_sw_mask) << SDMA_PKT_COPY_T2T_BC_DW_14_src_sw_shift)
2088
2089
2090/*
2091** Definitions for SDMA_PKT_COPY_TILED_SUBWIN packet
2092*/
2093
2094/*define for HEADER word*/
2095/*define for op field*/
2096#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_op_offset 0
2097#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_op_mask 0x000000FF
2098#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_op_shift 0
2099#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_OP(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_HEADER_op_mask) << SDMA_PKT_COPY_TILED_SUBWIN_HEADER_op_shift)
2100
2101/*define for sub_op field*/
2102#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_sub_op_offset 0
2103#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_sub_op_mask 0x000000FF
2104#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_sub_op_shift 8
2105#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_SUB_OP(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_HEADER_sub_op_mask) << SDMA_PKT_COPY_TILED_SUBWIN_HEADER_sub_op_shift)
2106
2107/*define for tmz field*/
2108#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_tmz_offset 0
2109#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_tmz_mask 0x00000001
2110#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_tmz_shift 18
2111#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_TMZ(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_HEADER_tmz_mask) << SDMA_PKT_COPY_TILED_SUBWIN_HEADER_tmz_shift)
2112
2113/*define for dcc field*/
2114#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_dcc_offset 0
2115#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_dcc_mask 0x00000001
2116#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_dcc_shift 19
2117#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_DCC(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_HEADER_dcc_mask) << SDMA_PKT_COPY_TILED_SUBWIN_HEADER_dcc_shift)
2118
2119/*define for detile field*/
2120#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_detile_offset 0
2121#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_detile_mask 0x00000001
2122#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_detile_shift 31
2123#define SDMA_PKT_COPY_TILED_SUBWIN_HEADER_DETILE(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_HEADER_detile_mask) << SDMA_PKT_COPY_TILED_SUBWIN_HEADER_detile_shift)
2124
2125/*define for TILED_ADDR_LO word*/
2126/*define for tiled_addr_31_0 field*/
2127#define SDMA_PKT_COPY_TILED_SUBWIN_TILED_ADDR_LO_tiled_addr_31_0_offset 1
2128#define SDMA_PKT_COPY_TILED_SUBWIN_TILED_ADDR_LO_tiled_addr_31_0_mask 0xFFFFFFFF
2129#define SDMA_PKT_COPY_TILED_SUBWIN_TILED_ADDR_LO_tiled_addr_31_0_shift 0
2130#define SDMA_PKT_COPY_TILED_SUBWIN_TILED_ADDR_LO_TILED_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_TILED_ADDR_LO_tiled_addr_31_0_mask) << SDMA_PKT_COPY_TILED_SUBWIN_TILED_ADDR_LO_tiled_addr_31_0_shift)
2131
2132/*define for TILED_ADDR_HI word*/
2133/*define for tiled_addr_63_32 field*/
2134#define SDMA_PKT_COPY_TILED_SUBWIN_TILED_ADDR_HI_tiled_addr_63_32_offset 2
2135#define SDMA_PKT_COPY_TILED_SUBWIN_TILED_ADDR_HI_tiled_addr_63_32_mask 0xFFFFFFFF
2136#define SDMA_PKT_COPY_TILED_SUBWIN_TILED_ADDR_HI_tiled_addr_63_32_shift 0
2137#define SDMA_PKT_COPY_TILED_SUBWIN_TILED_ADDR_HI_TILED_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_TILED_ADDR_HI_tiled_addr_63_32_mask) << SDMA_PKT_COPY_TILED_SUBWIN_TILED_ADDR_HI_tiled_addr_63_32_shift)
2138
2139/*define for DW_3 word*/
2140/*define for tiled_x field*/
2141#define SDMA_PKT_COPY_TILED_SUBWIN_DW_3_tiled_x_offset 3
2142#define SDMA_PKT_COPY_TILED_SUBWIN_DW_3_tiled_x_mask 0x00003FFF
2143#define SDMA_PKT_COPY_TILED_SUBWIN_DW_3_tiled_x_shift 0
2144#define SDMA_PKT_COPY_TILED_SUBWIN_DW_3_TILED_X(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_3_tiled_x_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_3_tiled_x_shift)
2145
2146/*define for tiled_y field*/
2147#define SDMA_PKT_COPY_TILED_SUBWIN_DW_3_tiled_y_offset 3
2148#define SDMA_PKT_COPY_TILED_SUBWIN_DW_3_tiled_y_mask 0x00003FFF
2149#define SDMA_PKT_COPY_TILED_SUBWIN_DW_3_tiled_y_shift 16
2150#define SDMA_PKT_COPY_TILED_SUBWIN_DW_3_TILED_Y(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_3_tiled_y_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_3_tiled_y_shift)
2151
2152/*define for DW_4 word*/
2153/*define for tiled_z field*/
2154#define SDMA_PKT_COPY_TILED_SUBWIN_DW_4_tiled_z_offset 4
2155#define SDMA_PKT_COPY_TILED_SUBWIN_DW_4_tiled_z_mask 0x00001FFF
2156#define SDMA_PKT_COPY_TILED_SUBWIN_DW_4_tiled_z_shift 0
2157#define SDMA_PKT_COPY_TILED_SUBWIN_DW_4_TILED_Z(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_4_tiled_z_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_4_tiled_z_shift)
2158
2159/*define for width field*/
2160#define SDMA_PKT_COPY_TILED_SUBWIN_DW_4_width_offset 4
2161#define SDMA_PKT_COPY_TILED_SUBWIN_DW_4_width_mask 0x00003FFF
2162#define SDMA_PKT_COPY_TILED_SUBWIN_DW_4_width_shift 16
2163#define SDMA_PKT_COPY_TILED_SUBWIN_DW_4_WIDTH(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_4_width_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_4_width_shift)
2164
2165/*define for DW_5 word*/
2166/*define for height field*/
2167#define SDMA_PKT_COPY_TILED_SUBWIN_DW_5_height_offset 5
2168#define SDMA_PKT_COPY_TILED_SUBWIN_DW_5_height_mask 0x00003FFF
2169#define SDMA_PKT_COPY_TILED_SUBWIN_DW_5_height_shift 0
2170#define SDMA_PKT_COPY_TILED_SUBWIN_DW_5_HEIGHT(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_5_height_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_5_height_shift)
2171
2172/*define for depth field*/
2173#define SDMA_PKT_COPY_TILED_SUBWIN_DW_5_depth_offset 5
2174#define SDMA_PKT_COPY_TILED_SUBWIN_DW_5_depth_mask 0x00001FFF
2175#define SDMA_PKT_COPY_TILED_SUBWIN_DW_5_depth_shift 16
2176#define SDMA_PKT_COPY_TILED_SUBWIN_DW_5_DEPTH(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_5_depth_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_5_depth_shift)
2177
2178/*define for DW_6 word*/
2179/*define for element_size field*/
2180#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_element_size_offset 6
2181#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_element_size_mask 0x00000007
2182#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_element_size_shift 0
2183#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_ELEMENT_SIZE(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_6_element_size_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_6_element_size_shift)
2184
2185/*define for swizzle_mode field*/
2186#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_swizzle_mode_offset 6
2187#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_swizzle_mode_mask 0x0000001F
2188#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_swizzle_mode_shift 3
2189#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_SWIZZLE_MODE(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_6_swizzle_mode_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_6_swizzle_mode_shift)
2190
2191/*define for dimension field*/
2192#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_dimension_offset 6
2193#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_dimension_mask 0x00000003
2194#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_dimension_shift 9
2195#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_DIMENSION(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_6_dimension_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_6_dimension_shift)
2196
2197/*define for mip_max field*/
2198#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_mip_max_offset 6
2199#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_mip_max_mask 0x0000000F
2200#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_mip_max_shift 16
2201#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_MIP_MAX(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_6_mip_max_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_6_mip_max_shift)
2202
2203/*define for mip_id field*/
2204#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_mip_id_offset 6
2205#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_mip_id_mask 0x0000000F
2206#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_mip_id_shift 20
2207#define SDMA_PKT_COPY_TILED_SUBWIN_DW_6_MIP_ID(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_6_mip_id_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_6_mip_id_shift)
2208
2209/*define for LINEAR_ADDR_LO word*/
2210/*define for linear_addr_31_0 field*/
2211#define SDMA_PKT_COPY_TILED_SUBWIN_LINEAR_ADDR_LO_linear_addr_31_0_offset 7
2212#define SDMA_PKT_COPY_TILED_SUBWIN_LINEAR_ADDR_LO_linear_addr_31_0_mask 0xFFFFFFFF
2213#define SDMA_PKT_COPY_TILED_SUBWIN_LINEAR_ADDR_LO_linear_addr_31_0_shift 0
2214#define SDMA_PKT_COPY_TILED_SUBWIN_LINEAR_ADDR_LO_LINEAR_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_LINEAR_ADDR_LO_linear_addr_31_0_mask) << SDMA_PKT_COPY_TILED_SUBWIN_LINEAR_ADDR_LO_linear_addr_31_0_shift)
2215
2216/*define for LINEAR_ADDR_HI word*/
2217/*define for linear_addr_63_32 field*/
2218#define SDMA_PKT_COPY_TILED_SUBWIN_LINEAR_ADDR_HI_linear_addr_63_32_offset 8
2219#define SDMA_PKT_COPY_TILED_SUBWIN_LINEAR_ADDR_HI_linear_addr_63_32_mask 0xFFFFFFFF
2220#define SDMA_PKT_COPY_TILED_SUBWIN_LINEAR_ADDR_HI_linear_addr_63_32_shift 0
2221#define SDMA_PKT_COPY_TILED_SUBWIN_LINEAR_ADDR_HI_LINEAR_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_LINEAR_ADDR_HI_linear_addr_63_32_mask) << SDMA_PKT_COPY_TILED_SUBWIN_LINEAR_ADDR_HI_linear_addr_63_32_shift)
2222
2223/*define for DW_9 word*/
2224/*define for linear_x field*/
2225#define SDMA_PKT_COPY_TILED_SUBWIN_DW_9_linear_x_offset 9
2226#define SDMA_PKT_COPY_TILED_SUBWIN_DW_9_linear_x_mask 0x00003FFF
2227#define SDMA_PKT_COPY_TILED_SUBWIN_DW_9_linear_x_shift 0
2228#define SDMA_PKT_COPY_TILED_SUBWIN_DW_9_LINEAR_X(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_9_linear_x_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_9_linear_x_shift)
2229
2230/*define for linear_y field*/
2231#define SDMA_PKT_COPY_TILED_SUBWIN_DW_9_linear_y_offset 9
2232#define SDMA_PKT_COPY_TILED_SUBWIN_DW_9_linear_y_mask 0x00003FFF
2233#define SDMA_PKT_COPY_TILED_SUBWIN_DW_9_linear_y_shift 16
2234#define SDMA_PKT_COPY_TILED_SUBWIN_DW_9_LINEAR_Y(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_9_linear_y_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_9_linear_y_shift)
2235
2236/*define for DW_10 word*/
2237/*define for linear_z field*/
2238#define SDMA_PKT_COPY_TILED_SUBWIN_DW_10_linear_z_offset 10
2239#define SDMA_PKT_COPY_TILED_SUBWIN_DW_10_linear_z_mask 0x00001FFF
2240#define SDMA_PKT_COPY_TILED_SUBWIN_DW_10_linear_z_shift 0
2241#define SDMA_PKT_COPY_TILED_SUBWIN_DW_10_LINEAR_Z(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_10_linear_z_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_10_linear_z_shift)
2242
2243/*define for linear_pitch field*/
2244#define SDMA_PKT_COPY_TILED_SUBWIN_DW_10_linear_pitch_offset 10
2245#define SDMA_PKT_COPY_TILED_SUBWIN_DW_10_linear_pitch_mask 0x00003FFF
2246#define SDMA_PKT_COPY_TILED_SUBWIN_DW_10_linear_pitch_shift 16
2247#define SDMA_PKT_COPY_TILED_SUBWIN_DW_10_LINEAR_PITCH(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_10_linear_pitch_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_10_linear_pitch_shift)
2248
2249/*define for DW_11 word*/
2250/*define for linear_slice_pitch field*/
2251#define SDMA_PKT_COPY_TILED_SUBWIN_DW_11_linear_slice_pitch_offset 11
2252#define SDMA_PKT_COPY_TILED_SUBWIN_DW_11_linear_slice_pitch_mask 0x0FFFFFFF
2253#define SDMA_PKT_COPY_TILED_SUBWIN_DW_11_linear_slice_pitch_shift 0
2254#define SDMA_PKT_COPY_TILED_SUBWIN_DW_11_LINEAR_SLICE_PITCH(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_11_linear_slice_pitch_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_11_linear_slice_pitch_shift)
2255
2256/*define for DW_12 word*/
2257/*define for rect_x field*/
2258#define SDMA_PKT_COPY_TILED_SUBWIN_DW_12_rect_x_offset 12
2259#define SDMA_PKT_COPY_TILED_SUBWIN_DW_12_rect_x_mask 0x00003FFF
2260#define SDMA_PKT_COPY_TILED_SUBWIN_DW_12_rect_x_shift 0
2261#define SDMA_PKT_COPY_TILED_SUBWIN_DW_12_RECT_X(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_12_rect_x_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_12_rect_x_shift)
2262
2263/*define for rect_y field*/
2264#define SDMA_PKT_COPY_TILED_SUBWIN_DW_12_rect_y_offset 12
2265#define SDMA_PKT_COPY_TILED_SUBWIN_DW_12_rect_y_mask 0x00003FFF
2266#define SDMA_PKT_COPY_TILED_SUBWIN_DW_12_rect_y_shift 16
2267#define SDMA_PKT_COPY_TILED_SUBWIN_DW_12_RECT_Y(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_12_rect_y_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_12_rect_y_shift)
2268
2269/*define for DW_13 word*/
2270/*define for rect_z field*/
2271#define SDMA_PKT_COPY_TILED_SUBWIN_DW_13_rect_z_offset 13
2272#define SDMA_PKT_COPY_TILED_SUBWIN_DW_13_rect_z_mask 0x00001FFF
2273#define SDMA_PKT_COPY_TILED_SUBWIN_DW_13_rect_z_shift 0
2274#define SDMA_PKT_COPY_TILED_SUBWIN_DW_13_RECT_Z(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_13_rect_z_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_13_rect_z_shift)
2275
2276/*define for linear_sw field*/
2277#define SDMA_PKT_COPY_TILED_SUBWIN_DW_13_linear_sw_offset 13
2278#define SDMA_PKT_COPY_TILED_SUBWIN_DW_13_linear_sw_mask 0x00000003
2279#define SDMA_PKT_COPY_TILED_SUBWIN_DW_13_linear_sw_shift 16
2280#define SDMA_PKT_COPY_TILED_SUBWIN_DW_13_LINEAR_SW(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_13_linear_sw_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_13_linear_sw_shift)
2281
2282/*define for tile_sw field*/
2283#define SDMA_PKT_COPY_TILED_SUBWIN_DW_13_tile_sw_offset 13
2284#define SDMA_PKT_COPY_TILED_SUBWIN_DW_13_tile_sw_mask 0x00000003
2285#define SDMA_PKT_COPY_TILED_SUBWIN_DW_13_tile_sw_shift 24
2286#define SDMA_PKT_COPY_TILED_SUBWIN_DW_13_TILE_SW(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_DW_13_tile_sw_mask) << SDMA_PKT_COPY_TILED_SUBWIN_DW_13_tile_sw_shift)
2287
2288/*define for META_ADDR_LO word*/
2289/*define for meta_addr_31_0 field*/
2290#define SDMA_PKT_COPY_TILED_SUBWIN_META_ADDR_LO_meta_addr_31_0_offset 14
2291#define SDMA_PKT_COPY_TILED_SUBWIN_META_ADDR_LO_meta_addr_31_0_mask 0xFFFFFFFF
2292#define SDMA_PKT_COPY_TILED_SUBWIN_META_ADDR_LO_meta_addr_31_0_shift 0
2293#define SDMA_PKT_COPY_TILED_SUBWIN_META_ADDR_LO_META_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_META_ADDR_LO_meta_addr_31_0_mask) << SDMA_PKT_COPY_TILED_SUBWIN_META_ADDR_LO_meta_addr_31_0_shift)
2294
2295/*define for META_ADDR_HI word*/
2296/*define for meta_addr_63_32 field*/
2297#define SDMA_PKT_COPY_TILED_SUBWIN_META_ADDR_HI_meta_addr_63_32_offset 15
2298#define SDMA_PKT_COPY_TILED_SUBWIN_META_ADDR_HI_meta_addr_63_32_mask 0xFFFFFFFF
2299#define SDMA_PKT_COPY_TILED_SUBWIN_META_ADDR_HI_meta_addr_63_32_shift 0
2300#define SDMA_PKT_COPY_TILED_SUBWIN_META_ADDR_HI_META_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_META_ADDR_HI_meta_addr_63_32_mask) << SDMA_PKT_COPY_TILED_SUBWIN_META_ADDR_HI_meta_addr_63_32_shift)
2301
2302/*define for META_CONFIG word*/
2303/*define for data_format field*/
2304#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_data_format_offset 16
2305#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_data_format_mask 0x0000007F
2306#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_data_format_shift 0
2307#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_DATA_FORMAT(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_data_format_mask) << SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_data_format_shift)
2308
2309/*define for color_transform_disable field*/
2310#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_color_transform_disable_offset 16
2311#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_color_transform_disable_mask 0x00000001
2312#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_color_transform_disable_shift 7
2313#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_COLOR_TRANSFORM_DISABLE(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_color_transform_disable_mask) << SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_color_transform_disable_shift)
2314
2315/*define for alpha_is_on_msb field*/
2316#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_alpha_is_on_msb_offset 16
2317#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_alpha_is_on_msb_mask 0x00000001
2318#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_alpha_is_on_msb_shift 8
2319#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_ALPHA_IS_ON_MSB(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_alpha_is_on_msb_mask) << SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_alpha_is_on_msb_shift)
2320
2321/*define for number_type field*/
2322#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_number_type_offset 16
2323#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_number_type_mask 0x00000007
2324#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_number_type_shift 9
2325#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_NUMBER_TYPE(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_number_type_mask) << SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_number_type_shift)
2326
2327/*define for surface_type field*/
2328#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_surface_type_offset 16
2329#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_surface_type_mask 0x00000003
2330#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_surface_type_shift 12
2331#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_SURFACE_TYPE(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_surface_type_mask) << SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_surface_type_shift)
2332
2333/*define for max_comp_block_size field*/
2334#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_max_comp_block_size_offset 16
2335#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_max_comp_block_size_mask 0x00000003
2336#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_max_comp_block_size_shift 24
2337#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_MAX_COMP_BLOCK_SIZE(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_max_comp_block_size_mask) << SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_max_comp_block_size_shift)
2338
2339/*define for max_uncomp_block_size field*/
2340#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_max_uncomp_block_size_offset 16
2341#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_max_uncomp_block_size_mask 0x00000003
2342#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_max_uncomp_block_size_shift 26
2343#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_MAX_UNCOMP_BLOCK_SIZE(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_max_uncomp_block_size_mask) << SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_max_uncomp_block_size_shift)
2344
2345/*define for write_compress_enable field*/
2346#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_write_compress_enable_offset 16
2347#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_write_compress_enable_mask 0x00000001
2348#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_write_compress_enable_shift 28
2349#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_WRITE_COMPRESS_ENABLE(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_write_compress_enable_mask) << SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_write_compress_enable_shift)
2350
2351/*define for meta_tmz field*/
2352#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_meta_tmz_offset 16
2353#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_meta_tmz_mask 0x00000001
2354#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_meta_tmz_shift 29
2355#define SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_META_TMZ(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_meta_tmz_mask) << SDMA_PKT_COPY_TILED_SUBWIN_META_CONFIG_meta_tmz_shift)
2356
2357
2358/*
2359** Definitions for SDMA_PKT_COPY_TILED_SUBWIN_BC packet
2360*/
2361
2362/*define for HEADER word*/
2363/*define for op field*/
2364#define SDMA_PKT_COPY_TILED_SUBWIN_BC_HEADER_op_offset 0
2365#define SDMA_PKT_COPY_TILED_SUBWIN_BC_HEADER_op_mask 0x000000FF
2366#define SDMA_PKT_COPY_TILED_SUBWIN_BC_HEADER_op_shift 0
2367#define SDMA_PKT_COPY_TILED_SUBWIN_BC_HEADER_OP(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_HEADER_op_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_HEADER_op_shift)
2368
2369/*define for sub_op field*/
2370#define SDMA_PKT_COPY_TILED_SUBWIN_BC_HEADER_sub_op_offset 0
2371#define SDMA_PKT_COPY_TILED_SUBWIN_BC_HEADER_sub_op_mask 0x000000FF
2372#define SDMA_PKT_COPY_TILED_SUBWIN_BC_HEADER_sub_op_shift 8
2373#define SDMA_PKT_COPY_TILED_SUBWIN_BC_HEADER_SUB_OP(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_HEADER_sub_op_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_HEADER_sub_op_shift)
2374
2375/*define for detile field*/
2376#define SDMA_PKT_COPY_TILED_SUBWIN_BC_HEADER_detile_offset 0
2377#define SDMA_PKT_COPY_TILED_SUBWIN_BC_HEADER_detile_mask 0x00000001
2378#define SDMA_PKT_COPY_TILED_SUBWIN_BC_HEADER_detile_shift 31
2379#define SDMA_PKT_COPY_TILED_SUBWIN_BC_HEADER_DETILE(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_HEADER_detile_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_HEADER_detile_shift)
2380
2381/*define for TILED_ADDR_LO word*/
2382/*define for tiled_addr_31_0 field*/
2383#define SDMA_PKT_COPY_TILED_SUBWIN_BC_TILED_ADDR_LO_tiled_addr_31_0_offset 1
2384#define SDMA_PKT_COPY_TILED_SUBWIN_BC_TILED_ADDR_LO_tiled_addr_31_0_mask 0xFFFFFFFF
2385#define SDMA_PKT_COPY_TILED_SUBWIN_BC_TILED_ADDR_LO_tiled_addr_31_0_shift 0
2386#define SDMA_PKT_COPY_TILED_SUBWIN_BC_TILED_ADDR_LO_TILED_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_TILED_ADDR_LO_tiled_addr_31_0_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_TILED_ADDR_LO_tiled_addr_31_0_shift)
2387
2388/*define for TILED_ADDR_HI word*/
2389/*define for tiled_addr_63_32 field*/
2390#define SDMA_PKT_COPY_TILED_SUBWIN_BC_TILED_ADDR_HI_tiled_addr_63_32_offset 2
2391#define SDMA_PKT_COPY_TILED_SUBWIN_BC_TILED_ADDR_HI_tiled_addr_63_32_mask 0xFFFFFFFF
2392#define SDMA_PKT_COPY_TILED_SUBWIN_BC_TILED_ADDR_HI_tiled_addr_63_32_shift 0
2393#define SDMA_PKT_COPY_TILED_SUBWIN_BC_TILED_ADDR_HI_TILED_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_TILED_ADDR_HI_tiled_addr_63_32_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_TILED_ADDR_HI_tiled_addr_63_32_shift)
2394
2395/*define for DW_3 word*/
2396/*define for tiled_x field*/
2397#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_3_tiled_x_offset 3
2398#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_3_tiled_x_mask 0x00003FFF
2399#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_3_tiled_x_shift 0
2400#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_3_TILED_X(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_3_tiled_x_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_3_tiled_x_shift)
2401
2402/*define for tiled_y field*/
2403#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_3_tiled_y_offset 3
2404#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_3_tiled_y_mask 0x00003FFF
2405#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_3_tiled_y_shift 16
2406#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_3_TILED_Y(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_3_tiled_y_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_3_tiled_y_shift)
2407
2408/*define for DW_4 word*/
2409/*define for tiled_z field*/
2410#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_4_tiled_z_offset 4
2411#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_4_tiled_z_mask 0x000007FF
2412#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_4_tiled_z_shift 0
2413#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_4_TILED_Z(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_4_tiled_z_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_4_tiled_z_shift)
2414
2415/*define for width field*/
2416#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_4_width_offset 4
2417#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_4_width_mask 0x00003FFF
2418#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_4_width_shift 16
2419#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_4_WIDTH(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_4_width_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_4_width_shift)
2420
2421/*define for DW_5 word*/
2422/*define for height field*/
2423#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_5_height_offset 5
2424#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_5_height_mask 0x00003FFF
2425#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_5_height_shift 0
2426#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_5_HEIGHT(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_5_height_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_5_height_shift)
2427
2428/*define for depth field*/
2429#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_5_depth_offset 5
2430#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_5_depth_mask 0x000007FF
2431#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_5_depth_shift 16
2432#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_5_DEPTH(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_5_depth_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_5_depth_shift)
2433
2434/*define for DW_6 word*/
2435/*define for element_size field*/
2436#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_element_size_offset 6
2437#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_element_size_mask 0x00000007
2438#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_element_size_shift 0
2439#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_ELEMENT_SIZE(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_element_size_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_element_size_shift)
2440
2441/*define for array_mode field*/
2442#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_array_mode_offset 6
2443#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_array_mode_mask 0x0000000F
2444#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_array_mode_shift 3
2445#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_ARRAY_MODE(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_array_mode_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_array_mode_shift)
2446
2447/*define for mit_mode field*/
2448#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_mit_mode_offset 6
2449#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_mit_mode_mask 0x00000007
2450#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_mit_mode_shift 8
2451#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_MIT_MODE(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_mit_mode_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_mit_mode_shift)
2452
2453/*define for tilesplit_size field*/
2454#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_tilesplit_size_offset 6
2455#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_tilesplit_size_mask 0x00000007
2456#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_tilesplit_size_shift 11
2457#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_TILESPLIT_SIZE(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_tilesplit_size_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_tilesplit_size_shift)
2458
2459/*define for bank_w field*/
2460#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_bank_w_offset 6
2461#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_bank_w_mask 0x00000003
2462#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_bank_w_shift 15
2463#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_BANK_W(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_bank_w_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_bank_w_shift)
2464
2465/*define for bank_h field*/
2466#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_bank_h_offset 6
2467#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_bank_h_mask 0x00000003
2468#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_bank_h_shift 18
2469#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_BANK_H(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_bank_h_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_bank_h_shift)
2470
2471/*define for num_bank field*/
2472#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_num_bank_offset 6
2473#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_num_bank_mask 0x00000003
2474#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_num_bank_shift 21
2475#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_NUM_BANK(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_num_bank_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_num_bank_shift)
2476
2477/*define for mat_aspt field*/
2478#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_mat_aspt_offset 6
2479#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_mat_aspt_mask 0x00000003
2480#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_mat_aspt_shift 24
2481#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_MAT_ASPT(x) ((x & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_mat_aspt_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_mat_aspt_shift)
2482
2483/*define for pipe_config field*/
2484#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_pipe_config_offset 6
2485#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_pipe_config_mask 0x0000001F
2486#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_pipe_config_shift 26
2487#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_PIPE_CONFIG(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_pipe_config_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_6_pipe_config_shift)
2488
2489/*define for LINEAR_ADDR_LO word*/
2490/*define for linear_addr_31_0 field*/
2491#define SDMA_PKT_COPY_TILED_SUBWIN_BC_LINEAR_ADDR_LO_linear_addr_31_0_offset 7
2492#define SDMA_PKT_COPY_TILED_SUBWIN_BC_LINEAR_ADDR_LO_linear_addr_31_0_mask 0xFFFFFFFF
2493#define SDMA_PKT_COPY_TILED_SUBWIN_BC_LINEAR_ADDR_LO_linear_addr_31_0_shift 0
2494#define SDMA_PKT_COPY_TILED_SUBWIN_BC_LINEAR_ADDR_LO_LINEAR_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_LINEAR_ADDR_LO_linear_addr_31_0_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_LINEAR_ADDR_LO_linear_addr_31_0_shift)
2495
2496/*define for LINEAR_ADDR_HI word*/
2497/*define for linear_addr_63_32 field*/
2498#define SDMA_PKT_COPY_TILED_SUBWIN_BC_LINEAR_ADDR_HI_linear_addr_63_32_offset 8
2499#define SDMA_PKT_COPY_TILED_SUBWIN_BC_LINEAR_ADDR_HI_linear_addr_63_32_mask 0xFFFFFFFF
2500#define SDMA_PKT_COPY_TILED_SUBWIN_BC_LINEAR_ADDR_HI_linear_addr_63_32_shift 0
2501#define SDMA_PKT_COPY_TILED_SUBWIN_BC_LINEAR_ADDR_HI_LINEAR_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_LINEAR_ADDR_HI_linear_addr_63_32_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_LINEAR_ADDR_HI_linear_addr_63_32_shift)
2502
2503/*define for DW_9 word*/
2504/*define for linear_x field*/
2505#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_9_linear_x_offset 9
2506#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_9_linear_x_mask 0x00003FFF
2507#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_9_linear_x_shift 0
2508#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_9_LINEAR_X(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_9_linear_x_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_9_linear_x_shift)
2509
2510/*define for linear_y field*/
2511#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_9_linear_y_offset 9
2512#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_9_linear_y_mask 0x00003FFF
2513#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_9_linear_y_shift 16
2514#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_9_LINEAR_Y(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_9_linear_y_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_9_linear_y_shift)
2515
2516/*define for DW_10 word*/
2517/*define for linear_z field*/
2518#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_10_linear_z_offset 10
2519#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_10_linear_z_mask 0x000007FF
2520#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_10_linear_z_shift 0
2521#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_10_LINEAR_Z(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_10_linear_z_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_10_linear_z_shift)
2522
2523/*define for linear_pitch field*/
2524#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_10_linear_pitch_offset 10
2525#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_10_linear_pitch_mask 0x00003FFF
2526#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_10_linear_pitch_shift 16
2527#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_10_LINEAR_PITCH(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_10_linear_pitch_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_10_linear_pitch_shift)
2528
2529/*define for DW_11 word*/
2530/*define for linear_slice_pitch field*/
2531#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_11_linear_slice_pitch_offset 11
2532#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_11_linear_slice_pitch_mask 0x0FFFFFFF
2533#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_11_linear_slice_pitch_shift 0
2534#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_11_LINEAR_SLICE_PITCH(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_11_linear_slice_pitch_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_11_linear_slice_pitch_shift)
2535
2536/*define for DW_12 word*/
2537/*define for rect_x field*/
2538#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_12_rect_x_offset 12
2539#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_12_rect_x_mask 0x00003FFF
2540#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_12_rect_x_shift 0
2541#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_12_RECT_X(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_12_rect_x_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_12_rect_x_shift)
2542
2543/*define for rect_y field*/
2544#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_12_rect_y_offset 12
2545#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_12_rect_y_mask 0x00003FFF
2546#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_12_rect_y_shift 16
2547#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_12_RECT_Y(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_12_rect_y_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_12_rect_y_shift)
2548
2549/*define for DW_13 word*/
2550/*define for rect_z field*/
2551#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_13_rect_z_offset 13
2552#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_13_rect_z_mask 0x000007FF
2553#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_13_rect_z_shift 0
2554#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_13_RECT_Z(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_13_rect_z_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_13_rect_z_shift)
2555
2556/*define for linear_sw field*/
2557#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_13_linear_sw_offset 13
2558#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_13_linear_sw_mask 0x00000003
2559#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_13_linear_sw_shift 16
2560#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_13_LINEAR_SW(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_13_linear_sw_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_13_linear_sw_shift)
2561
2562/*define for tile_sw field*/
2563#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_13_tile_sw_offset 13
2564#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_13_tile_sw_mask 0x00000003
2565#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_13_tile_sw_shift 24
2566#define SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_13_TILE_SW(x) (((x) & SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_13_tile_sw_mask) << SDMA_PKT_COPY_TILED_SUBWIN_BC_DW_13_tile_sw_shift)
2567
2568
2569/*
2570** Definitions for SDMA_PKT_COPY_STRUCT packet
2571*/
2572
2573/*define for HEADER word*/
2574/*define for op field*/
2575#define SDMA_PKT_COPY_STRUCT_HEADER_op_offset 0
2576#define SDMA_PKT_COPY_STRUCT_HEADER_op_mask 0x000000FF
2577#define SDMA_PKT_COPY_STRUCT_HEADER_op_shift 0
2578#define SDMA_PKT_COPY_STRUCT_HEADER_OP(x) (((x) & SDMA_PKT_COPY_STRUCT_HEADER_op_mask) << SDMA_PKT_COPY_STRUCT_HEADER_op_shift)
2579
2580/*define for sub_op field*/
2581#define SDMA_PKT_COPY_STRUCT_HEADER_sub_op_offset 0
2582#define SDMA_PKT_COPY_STRUCT_HEADER_sub_op_mask 0x000000FF
2583#define SDMA_PKT_COPY_STRUCT_HEADER_sub_op_shift 8
2584#define SDMA_PKT_COPY_STRUCT_HEADER_SUB_OP(x) (((x) & SDMA_PKT_COPY_STRUCT_HEADER_sub_op_mask) << SDMA_PKT_COPY_STRUCT_HEADER_sub_op_shift)
2585
2586/*define for tmz field*/
2587#define SDMA_PKT_COPY_STRUCT_HEADER_tmz_offset 0
2588#define SDMA_PKT_COPY_STRUCT_HEADER_tmz_mask 0x00000001
2589#define SDMA_PKT_COPY_STRUCT_HEADER_tmz_shift 18
2590#define SDMA_PKT_COPY_STRUCT_HEADER_TMZ(x) (((x) & SDMA_PKT_COPY_STRUCT_HEADER_tmz_mask) << SDMA_PKT_COPY_STRUCT_HEADER_tmz_shift)
2591
2592/*define for detile field*/
2593#define SDMA_PKT_COPY_STRUCT_HEADER_detile_offset 0
2594#define SDMA_PKT_COPY_STRUCT_HEADER_detile_mask 0x00000001
2595#define SDMA_PKT_COPY_STRUCT_HEADER_detile_shift 31
2596#define SDMA_PKT_COPY_STRUCT_HEADER_DETILE(x) (((x) & SDMA_PKT_COPY_STRUCT_HEADER_detile_mask) << SDMA_PKT_COPY_STRUCT_HEADER_detile_shift)
2597
2598/*define for SB_ADDR_LO word*/
2599/*define for sb_addr_31_0 field*/
2600#define SDMA_PKT_COPY_STRUCT_SB_ADDR_LO_sb_addr_31_0_offset 1
2601#define SDMA_PKT_COPY_STRUCT_SB_ADDR_LO_sb_addr_31_0_mask 0xFFFFFFFF
2602#define SDMA_PKT_COPY_STRUCT_SB_ADDR_LO_sb_addr_31_0_shift 0
2603#define SDMA_PKT_COPY_STRUCT_SB_ADDR_LO_SB_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_STRUCT_SB_ADDR_LO_sb_addr_31_0_mask) << SDMA_PKT_COPY_STRUCT_SB_ADDR_LO_sb_addr_31_0_shift)
2604
2605/*define for SB_ADDR_HI word*/
2606/*define for sb_addr_63_32 field*/
2607#define SDMA_PKT_COPY_STRUCT_SB_ADDR_HI_sb_addr_63_32_offset 2
2608#define SDMA_PKT_COPY_STRUCT_SB_ADDR_HI_sb_addr_63_32_mask 0xFFFFFFFF
2609#define SDMA_PKT_COPY_STRUCT_SB_ADDR_HI_sb_addr_63_32_shift 0
2610#define SDMA_PKT_COPY_STRUCT_SB_ADDR_HI_SB_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_STRUCT_SB_ADDR_HI_sb_addr_63_32_mask) << SDMA_PKT_COPY_STRUCT_SB_ADDR_HI_sb_addr_63_32_shift)
2611
2612/*define for START_INDEX word*/
2613/*define for start_index field*/
2614#define SDMA_PKT_COPY_STRUCT_START_INDEX_start_index_offset 3
2615#define SDMA_PKT_COPY_STRUCT_START_INDEX_start_index_mask 0xFFFFFFFF
2616#define SDMA_PKT_COPY_STRUCT_START_INDEX_start_index_shift 0
2617#define SDMA_PKT_COPY_STRUCT_START_INDEX_START_INDEX(x) (((x) & SDMA_PKT_COPY_STRUCT_START_INDEX_start_index_mask) << SDMA_PKT_COPY_STRUCT_START_INDEX_start_index_shift)
2618
2619/*define for COUNT word*/
2620/*define for count field*/
2621#define SDMA_PKT_COPY_STRUCT_COUNT_count_offset 4
2622#define SDMA_PKT_COPY_STRUCT_COUNT_count_mask 0xFFFFFFFF
2623#define SDMA_PKT_COPY_STRUCT_COUNT_count_shift 0
2624#define SDMA_PKT_COPY_STRUCT_COUNT_COUNT(x) (((x) & SDMA_PKT_COPY_STRUCT_COUNT_count_mask) << SDMA_PKT_COPY_STRUCT_COUNT_count_shift)
2625
2626/*define for DW_5 word*/
2627/*define for stride field*/
2628#define SDMA_PKT_COPY_STRUCT_DW_5_stride_offset 5
2629#define SDMA_PKT_COPY_STRUCT_DW_5_stride_mask 0x000007FF
2630#define SDMA_PKT_COPY_STRUCT_DW_5_stride_shift 0
2631#define SDMA_PKT_COPY_STRUCT_DW_5_STRIDE(x) (((x) & SDMA_PKT_COPY_STRUCT_DW_5_stride_mask) << SDMA_PKT_COPY_STRUCT_DW_5_stride_shift)
2632
2633/*define for linear_sw field*/
2634#define SDMA_PKT_COPY_STRUCT_DW_5_linear_sw_offset 5
2635#define SDMA_PKT_COPY_STRUCT_DW_5_linear_sw_mask 0x00000003
2636#define SDMA_PKT_COPY_STRUCT_DW_5_linear_sw_shift 16
2637#define SDMA_PKT_COPY_STRUCT_DW_5_LINEAR_SW(x) (((x) & SDMA_PKT_COPY_STRUCT_DW_5_linear_sw_mask) << SDMA_PKT_COPY_STRUCT_DW_5_linear_sw_shift)
2638
2639/*define for struct_sw field*/
2640#define SDMA_PKT_COPY_STRUCT_DW_5_struct_sw_offset 5
2641#define SDMA_PKT_COPY_STRUCT_DW_5_struct_sw_mask 0x00000003
2642#define SDMA_PKT_COPY_STRUCT_DW_5_struct_sw_shift 24
2643#define SDMA_PKT_COPY_STRUCT_DW_5_STRUCT_SW(x) (((x) & SDMA_PKT_COPY_STRUCT_DW_5_struct_sw_mask) << SDMA_PKT_COPY_STRUCT_DW_5_struct_sw_shift)
2644
2645/*define for LINEAR_ADDR_LO word*/
2646/*define for linear_addr_31_0 field*/
2647#define SDMA_PKT_COPY_STRUCT_LINEAR_ADDR_LO_linear_addr_31_0_offset 6
2648#define SDMA_PKT_COPY_STRUCT_LINEAR_ADDR_LO_linear_addr_31_0_mask 0xFFFFFFFF
2649#define SDMA_PKT_COPY_STRUCT_LINEAR_ADDR_LO_linear_addr_31_0_shift 0
2650#define SDMA_PKT_COPY_STRUCT_LINEAR_ADDR_LO_LINEAR_ADDR_31_0(x) (((x) & SDMA_PKT_COPY_STRUCT_LINEAR_ADDR_LO_linear_addr_31_0_mask) << SDMA_PKT_COPY_STRUCT_LINEAR_ADDR_LO_linear_addr_31_0_shift)
2651
2652/*define for LINEAR_ADDR_HI word*/
2653/*define for linear_addr_63_32 field*/
2654#define SDMA_PKT_COPY_STRUCT_LINEAR_ADDR_HI_linear_addr_63_32_offset 7
2655#define SDMA_PKT_COPY_STRUCT_LINEAR_ADDR_HI_linear_addr_63_32_mask 0xFFFFFFFF
2656#define SDMA_PKT_COPY_STRUCT_LINEAR_ADDR_HI_linear_addr_63_32_shift 0
2657#define SDMA_PKT_COPY_STRUCT_LINEAR_ADDR_HI_LINEAR_ADDR_63_32(x) (((x) & SDMA_PKT_COPY_STRUCT_LINEAR_ADDR_HI_linear_addr_63_32_mask) << SDMA_PKT_COPY_STRUCT_LINEAR_ADDR_HI_linear_addr_63_32_shift)
2658
2659
2660/*
2661** Definitions for SDMA_PKT_WRITE_UNTILED packet
2662*/
2663
2664/*define for HEADER word*/
2665/*define for op field*/
2666#define SDMA_PKT_WRITE_UNTILED_HEADER_op_offset 0
2667#define SDMA_PKT_WRITE_UNTILED_HEADER_op_mask 0x000000FF
2668#define SDMA_PKT_WRITE_UNTILED_HEADER_op_shift 0
2669#define SDMA_PKT_WRITE_UNTILED_HEADER_OP(x) (((x) & SDMA_PKT_WRITE_UNTILED_HEADER_op_mask) << SDMA_PKT_WRITE_UNTILED_HEADER_op_shift)
2670
2671/*define for sub_op field*/
2672#define SDMA_PKT_WRITE_UNTILED_HEADER_sub_op_offset 0
2673#define SDMA_PKT_WRITE_UNTILED_HEADER_sub_op_mask 0x000000FF
2674#define SDMA_PKT_WRITE_UNTILED_HEADER_sub_op_shift 8
2675#define SDMA_PKT_WRITE_UNTILED_HEADER_SUB_OP(x) (((x) & SDMA_PKT_WRITE_UNTILED_HEADER_sub_op_mask) << SDMA_PKT_WRITE_UNTILED_HEADER_sub_op_shift)
2676
2677/*define for encrypt field*/
2678#define SDMA_PKT_WRITE_UNTILED_HEADER_encrypt_offset 0
2679#define SDMA_PKT_WRITE_UNTILED_HEADER_encrypt_mask 0x00000001
2680#define SDMA_PKT_WRITE_UNTILED_HEADER_encrypt_shift 16
2681#define SDMA_PKT_WRITE_UNTILED_HEADER_ENCRYPT(x) (((x) & SDMA_PKT_WRITE_UNTILED_HEADER_encrypt_mask) << SDMA_PKT_WRITE_UNTILED_HEADER_encrypt_shift)
2682
2683/*define for tmz field*/
2684#define SDMA_PKT_WRITE_UNTILED_HEADER_tmz_offset 0
2685#define SDMA_PKT_WRITE_UNTILED_HEADER_tmz_mask 0x00000001
2686#define SDMA_PKT_WRITE_UNTILED_HEADER_tmz_shift 18
2687#define SDMA_PKT_WRITE_UNTILED_HEADER_TMZ(x) (((x) & SDMA_PKT_WRITE_UNTILED_HEADER_tmz_mask) << SDMA_PKT_WRITE_UNTILED_HEADER_tmz_shift)
2688
2689/*define for DST_ADDR_LO word*/
2690/*define for dst_addr_31_0 field*/
2691#define SDMA_PKT_WRITE_UNTILED_DST_ADDR_LO_dst_addr_31_0_offset 1
2692#define SDMA_PKT_WRITE_UNTILED_DST_ADDR_LO_dst_addr_31_0_mask 0xFFFFFFFF
2693#define SDMA_PKT_WRITE_UNTILED_DST_ADDR_LO_dst_addr_31_0_shift 0
2694#define SDMA_PKT_WRITE_UNTILED_DST_ADDR_LO_DST_ADDR_31_0(x) (((x) & SDMA_PKT_WRITE_UNTILED_DST_ADDR_LO_dst_addr_31_0_mask) << SDMA_PKT_WRITE_UNTILED_DST_ADDR_LO_dst_addr_31_0_shift)
2695
2696/*define for DST_ADDR_HI word*/
2697/*define for dst_addr_63_32 field*/
2698#define SDMA_PKT_WRITE_UNTILED_DST_ADDR_HI_dst_addr_63_32_offset 2
2699#define SDMA_PKT_WRITE_UNTILED_DST_ADDR_HI_dst_addr_63_32_mask 0xFFFFFFFF
2700#define SDMA_PKT_WRITE_UNTILED_DST_ADDR_HI_dst_addr_63_32_shift 0
2701#define SDMA_PKT_WRITE_UNTILED_DST_ADDR_HI_DST_ADDR_63_32(x) (((x) & SDMA_PKT_WRITE_UNTILED_DST_ADDR_HI_dst_addr_63_32_mask) << SDMA_PKT_WRITE_UNTILED_DST_ADDR_HI_dst_addr_63_32_shift)
2702
2703/*define for DW_3 word*/
2704/*define for count field*/
2705#define SDMA_PKT_WRITE_UNTILED_DW_3_count_offset 3
2706#define SDMA_PKT_WRITE_UNTILED_DW_3_count_mask 0x000FFFFF
2707#define SDMA_PKT_WRITE_UNTILED_DW_3_count_shift 0
2708#define SDMA_PKT_WRITE_UNTILED_DW_3_COUNT(x) (((x) & SDMA_PKT_WRITE_UNTILED_DW_3_count_mask) << SDMA_PKT_WRITE_UNTILED_DW_3_count_shift)
2709
2710/*define for sw field*/
2711#define SDMA_PKT_WRITE_UNTILED_DW_3_sw_offset 3
2712#define SDMA_PKT_WRITE_UNTILED_DW_3_sw_mask 0x00000003
2713#define SDMA_PKT_WRITE_UNTILED_DW_3_sw_shift 24
2714#define SDMA_PKT_WRITE_UNTILED_DW_3_SW(x) (((x) & SDMA_PKT_WRITE_UNTILED_DW_3_sw_mask) << SDMA_PKT_WRITE_UNTILED_DW_3_sw_shift)
2715
2716/*define for DATA0 word*/
2717/*define for data0 field*/
2718#define SDMA_PKT_WRITE_UNTILED_DATA0_data0_offset 4
2719#define SDMA_PKT_WRITE_UNTILED_DATA0_data0_mask 0xFFFFFFFF
2720#define SDMA_PKT_WRITE_UNTILED_DATA0_data0_shift 0
2721#define SDMA_PKT_WRITE_UNTILED_DATA0_DATA0(x) (((x) & SDMA_PKT_WRITE_UNTILED_DATA0_data0_mask) << SDMA_PKT_WRITE_UNTILED_DATA0_data0_shift)
2722
2723
2724/*
2725** Definitions for SDMA_PKT_WRITE_TILED packet
2726*/
2727
2728/*define for HEADER word*/
2729/*define for op field*/
2730#define SDMA_PKT_WRITE_TILED_HEADER_op_offset 0
2731#define SDMA_PKT_WRITE_TILED_HEADER_op_mask 0x000000FF
2732#define SDMA_PKT_WRITE_TILED_HEADER_op_shift 0
2733#define SDMA_PKT_WRITE_TILED_HEADER_OP(x) (((x) & SDMA_PKT_WRITE_TILED_HEADER_op_mask) << SDMA_PKT_WRITE_TILED_HEADER_op_shift)
2734
2735/*define for sub_op field*/
2736#define SDMA_PKT_WRITE_TILED_HEADER_sub_op_offset 0
2737#define SDMA_PKT_WRITE_TILED_HEADER_sub_op_mask 0x000000FF
2738#define SDMA_PKT_WRITE_TILED_HEADER_sub_op_shift 8
2739#define SDMA_PKT_WRITE_TILED_HEADER_SUB_OP(x) (((x) & SDMA_PKT_WRITE_TILED_HEADER_sub_op_mask) << SDMA_PKT_WRITE_TILED_HEADER_sub_op_shift)
2740
2741/*define for encrypt field*/
2742#define SDMA_PKT_WRITE_TILED_HEADER_encrypt_offset 0
2743#define SDMA_PKT_WRITE_TILED_HEADER_encrypt_mask 0x00000001
2744#define SDMA_PKT_WRITE_TILED_HEADER_encrypt_shift 16
2745#define SDMA_PKT_WRITE_TILED_HEADER_ENCRYPT(x) (((x) & SDMA_PKT_WRITE_TILED_HEADER_encrypt_mask) << SDMA_PKT_WRITE_TILED_HEADER_encrypt_shift)
2746
2747/*define for tmz field*/
2748#define SDMA_PKT_WRITE_TILED_HEADER_tmz_offset 0
2749#define SDMA_PKT_WRITE_TILED_HEADER_tmz_mask 0x00000001
2750#define SDMA_PKT_WRITE_TILED_HEADER_tmz_shift 18
2751#define SDMA_PKT_WRITE_TILED_HEADER_TMZ(x) (((x) & SDMA_PKT_WRITE_TILED_HEADER_tmz_mask) << SDMA_PKT_WRITE_TILED_HEADER_tmz_shift)
2752
2753/*define for DST_ADDR_LO word*/
2754/*define for dst_addr_31_0 field*/
2755#define SDMA_PKT_WRITE_TILED_DST_ADDR_LO_dst_addr_31_0_offset 1
2756#define SDMA_PKT_WRITE_TILED_DST_ADDR_LO_dst_addr_31_0_mask 0xFFFFFFFF
2757#define SDMA_PKT_WRITE_TILED_DST_ADDR_LO_dst_addr_31_0_shift 0
2758#define SDMA_PKT_WRITE_TILED_DST_ADDR_LO_DST_ADDR_31_0(x) (((x) & SDMA_PKT_WRITE_TILED_DST_ADDR_LO_dst_addr_31_0_mask) << SDMA_PKT_WRITE_TILED_DST_ADDR_LO_dst_addr_31_0_shift)
2759
2760/*define for DST_ADDR_HI word*/
2761/*define for dst_addr_63_32 field*/
2762#define SDMA_PKT_WRITE_TILED_DST_ADDR_HI_dst_addr_63_32_offset 2
2763#define SDMA_PKT_WRITE_TILED_DST_ADDR_HI_dst_addr_63_32_mask 0xFFFFFFFF
2764#define SDMA_PKT_WRITE_TILED_DST_ADDR_HI_dst_addr_63_32_shift 0
2765#define SDMA_PKT_WRITE_TILED_DST_ADDR_HI_DST_ADDR_63_32(x) (((x) & SDMA_PKT_WRITE_TILED_DST_ADDR_HI_dst_addr_63_32_mask) << SDMA_PKT_WRITE_TILED_DST_ADDR_HI_dst_addr_63_32_shift)
2766
2767/*define for DW_3 word*/
2768/*define for width field*/
2769#define SDMA_PKT_WRITE_TILED_DW_3_width_offset 3
2770#define SDMA_PKT_WRITE_TILED_DW_3_width_mask 0x00003FFF
2771#define SDMA_PKT_WRITE_TILED_DW_3_width_shift 0
2772#define SDMA_PKT_WRITE_TILED_DW_3_WIDTH(x) (((x) & SDMA_PKT_WRITE_TILED_DW_3_width_mask) << SDMA_PKT_WRITE_TILED_DW_3_width_shift)
2773
2774/*define for DW_4 word*/
2775/*define for height field*/
2776#define SDMA_PKT_WRITE_TILED_DW_4_height_offset 4
2777#define SDMA_PKT_WRITE_TILED_DW_4_height_mask 0x00003FFF
2778#define SDMA_PKT_WRITE_TILED_DW_4_height_shift 0
2779#define SDMA_PKT_WRITE_TILED_DW_4_HEIGHT(x) (((x) & SDMA_PKT_WRITE_TILED_DW_4_height_mask) << SDMA_PKT_WRITE_TILED_DW_4_height_shift)
2780
2781/*define for depth field*/
2782#define SDMA_PKT_WRITE_TILED_DW_4_depth_offset 4
2783#define SDMA_PKT_WRITE_TILED_DW_4_depth_mask 0x00001FFF
2784#define SDMA_PKT_WRITE_TILED_DW_4_depth_shift 16
2785#define SDMA_PKT_WRITE_TILED_DW_4_DEPTH(x) (((x) & SDMA_PKT_WRITE_TILED_DW_4_depth_mask) << SDMA_PKT_WRITE_TILED_DW_4_depth_shift)
2786
2787/*define for DW_5 word*/
2788/*define for element_size field*/
2789#define SDMA_PKT_WRITE_TILED_DW_5_element_size_offset 5
2790#define SDMA_PKT_WRITE_TILED_DW_5_element_size_mask 0x00000007
2791#define SDMA_PKT_WRITE_TILED_DW_5_element_size_shift 0
2792#define SDMA_PKT_WRITE_TILED_DW_5_ELEMENT_SIZE(x) (((x) & SDMA_PKT_WRITE_TILED_DW_5_element_size_mask) << SDMA_PKT_WRITE_TILED_DW_5_element_size_shift)
2793
2794/*define for swizzle_mode field*/
2795#define SDMA_PKT_WRITE_TILED_DW_5_swizzle_mode_offset 5
2796#define SDMA_PKT_WRITE_TILED_DW_5_swizzle_mode_mask 0x0000001F
2797#define SDMA_PKT_WRITE_TILED_DW_5_swizzle_mode_shift 3
2798#define SDMA_PKT_WRITE_TILED_DW_5_SWIZZLE_MODE(x) (((x) & SDMA_PKT_WRITE_TILED_DW_5_swizzle_mode_mask) << SDMA_PKT_WRITE_TILED_DW_5_swizzle_mode_shift)
2799
2800/*define for dimension field*/
2801#define SDMA_PKT_WRITE_TILED_DW_5_dimension_offset 5
2802#define SDMA_PKT_WRITE_TILED_DW_5_dimension_mask 0x00000003
2803#define SDMA_PKT_WRITE_TILED_DW_5_dimension_shift 9
2804#define SDMA_PKT_WRITE_TILED_DW_5_DIMENSION(x) (((x) & SDMA_PKT_WRITE_TILED_DW_5_dimension_mask) << SDMA_PKT_WRITE_TILED_DW_5_dimension_shift)
2805
2806/*define for mip_max field*/
2807#define SDMA_PKT_WRITE_TILED_DW_5_mip_max_offset 5
2808#define SDMA_PKT_WRITE_TILED_DW_5_mip_max_mask 0x0000000F
2809#define SDMA_PKT_WRITE_TILED_DW_5_mip_max_shift 16
2810#define SDMA_PKT_WRITE_TILED_DW_5_MIP_MAX(x) (((x) & SDMA_PKT_WRITE_TILED_DW_5_mip_max_mask) << SDMA_PKT_WRITE_TILED_DW_5_mip_max_shift)
2811
2812/*define for DW_6 word*/
2813/*define for x field*/
2814#define SDMA_PKT_WRITE_TILED_DW_6_x_offset 6
2815#define SDMA_PKT_WRITE_TILED_DW_6_x_mask 0x00003FFF
2816#define SDMA_PKT_WRITE_TILED_DW_6_x_shift 0
2817#define SDMA_PKT_WRITE_TILED_DW_6_X(x) (((x) & SDMA_PKT_WRITE_TILED_DW_6_x_mask) << SDMA_PKT_WRITE_TILED_DW_6_x_shift)
2818
2819/*define for y field*/
2820#define SDMA_PKT_WRITE_TILED_DW_6_y_offset 6
2821#define SDMA_PKT_WRITE_TILED_DW_6_y_mask 0x00003FFF
2822#define SDMA_PKT_WRITE_TILED_DW_6_y_shift 16
2823#define SDMA_PKT_WRITE_TILED_DW_6_Y(x) (((x) & SDMA_PKT_WRITE_TILED_DW_6_y_mask) << SDMA_PKT_WRITE_TILED_DW_6_y_shift)
2824
2825/*define for DW_7 word*/
2826/*define for z field*/
2827#define SDMA_PKT_WRITE_TILED_DW_7_z_offset 7
2828#define SDMA_PKT_WRITE_TILED_DW_7_z_mask 0x00001FFF
2829#define SDMA_PKT_WRITE_TILED_DW_7_z_shift 0
2830#define SDMA_PKT_WRITE_TILED_DW_7_Z(x) (((x) & SDMA_PKT_WRITE_TILED_DW_7_z_mask) << SDMA_PKT_WRITE_TILED_DW_7_z_shift)
2831
2832/*define for sw field*/
2833#define SDMA_PKT_WRITE_TILED_DW_7_sw_offset 7
2834#define SDMA_PKT_WRITE_TILED_DW_7_sw_mask 0x00000003
2835#define SDMA_PKT_WRITE_TILED_DW_7_sw_shift 24
2836#define SDMA_PKT_WRITE_TILED_DW_7_SW(x) (((x) & SDMA_PKT_WRITE_TILED_DW_7_sw_mask) << SDMA_PKT_WRITE_TILED_DW_7_sw_shift)
2837
2838/*define for COUNT word*/
2839/*define for count field*/
2840#define SDMA_PKT_WRITE_TILED_COUNT_count_offset 8
2841#define SDMA_PKT_WRITE_TILED_COUNT_count_mask 0x000FFFFF
2842#define SDMA_PKT_WRITE_TILED_COUNT_count_shift 0
2843#define SDMA_PKT_WRITE_TILED_COUNT_COUNT(x) (((x) & SDMA_PKT_WRITE_TILED_COUNT_count_mask) << SDMA_PKT_WRITE_TILED_COUNT_count_shift)
2844
2845/*define for DATA0 word*/
2846/*define for data0 field*/
2847#define SDMA_PKT_WRITE_TILED_DATA0_data0_offset 9
2848#define SDMA_PKT_WRITE_TILED_DATA0_data0_mask 0xFFFFFFFF
2849#define SDMA_PKT_WRITE_TILED_DATA0_data0_shift 0
2850#define SDMA_PKT_WRITE_TILED_DATA0_DATA0(x) (((x) & SDMA_PKT_WRITE_TILED_DATA0_data0_mask) << SDMA_PKT_WRITE_TILED_DATA0_data0_shift)
2851
2852
2853/*
2854** Definitions for SDMA_PKT_WRITE_TILED_BC packet
2855*/
2856
2857/*define for HEADER word*/
2858/*define for op field*/
2859#define SDMA_PKT_WRITE_TILED_BC_HEADER_op_offset 0
2860#define SDMA_PKT_WRITE_TILED_BC_HEADER_op_mask 0x000000FF
2861#define SDMA_PKT_WRITE_TILED_BC_HEADER_op_shift 0
2862#define SDMA_PKT_WRITE_TILED_BC_HEADER_OP(x) (((x) & SDMA_PKT_WRITE_TILED_BC_HEADER_op_mask) << SDMA_PKT_WRITE_TILED_BC_HEADER_op_shift)
2863
2864/*define for sub_op field*/
2865#define SDMA_PKT_WRITE_TILED_BC_HEADER_sub_op_offset 0
2866#define SDMA_PKT_WRITE_TILED_BC_HEADER_sub_op_mask 0x000000FF
2867#define SDMA_PKT_WRITE_TILED_BC_HEADER_sub_op_shift 8
2868#define SDMA_PKT_WRITE_TILED_BC_HEADER_SUB_OP(x) (((x) & SDMA_PKT_WRITE_TILED_BC_HEADER_sub_op_mask) << SDMA_PKT_WRITE_TILED_BC_HEADER_sub_op_shift)
2869
2870/*define for DST_ADDR_LO word*/
2871/*define for dst_addr_31_0 field*/
2872#define SDMA_PKT_WRITE_TILED_BC_DST_ADDR_LO_dst_addr_31_0_offset 1
2873#define SDMA_PKT_WRITE_TILED_BC_DST_ADDR_LO_dst_addr_31_0_mask 0xFFFFFFFF
2874#define SDMA_PKT_WRITE_TILED_BC_DST_ADDR_LO_dst_addr_31_0_shift 0
2875#define SDMA_PKT_WRITE_TILED_BC_DST_ADDR_LO_DST_ADDR_31_0(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DST_ADDR_LO_dst_addr_31_0_mask) << SDMA_PKT_WRITE_TILED_BC_DST_ADDR_LO_dst_addr_31_0_shift)
2876
2877/*define for DST_ADDR_HI word*/
2878/*define for dst_addr_63_32 field*/
2879#define SDMA_PKT_WRITE_TILED_BC_DST_ADDR_HI_dst_addr_63_32_offset 2
2880#define SDMA_PKT_WRITE_TILED_BC_DST_ADDR_HI_dst_addr_63_32_mask 0xFFFFFFFF
2881#define SDMA_PKT_WRITE_TILED_BC_DST_ADDR_HI_dst_addr_63_32_shift 0
2882#define SDMA_PKT_WRITE_TILED_BC_DST_ADDR_HI_DST_ADDR_63_32(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DST_ADDR_HI_dst_addr_63_32_mask) << SDMA_PKT_WRITE_TILED_BC_DST_ADDR_HI_dst_addr_63_32_shift)
2883
2884/*define for DW_3 word*/
2885/*define for width field*/
2886#define SDMA_PKT_WRITE_TILED_BC_DW_3_width_offset 3
2887#define SDMA_PKT_WRITE_TILED_BC_DW_3_width_mask 0x00003FFF
2888#define SDMA_PKT_WRITE_TILED_BC_DW_3_width_shift 0
2889#define SDMA_PKT_WRITE_TILED_BC_DW_3_WIDTH(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DW_3_width_mask) << SDMA_PKT_WRITE_TILED_BC_DW_3_width_shift)
2890
2891/*define for DW_4 word*/
2892/*define for height field*/
2893#define SDMA_PKT_WRITE_TILED_BC_DW_4_height_offset 4
2894#define SDMA_PKT_WRITE_TILED_BC_DW_4_height_mask 0x00003FFF
2895#define SDMA_PKT_WRITE_TILED_BC_DW_4_height_shift 0
2896#define SDMA_PKT_WRITE_TILED_BC_DW_4_HEIGHT(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DW_4_height_mask) << SDMA_PKT_WRITE_TILED_BC_DW_4_height_shift)
2897
2898/*define for depth field*/
2899#define SDMA_PKT_WRITE_TILED_BC_DW_4_depth_offset 4
2900#define SDMA_PKT_WRITE_TILED_BC_DW_4_depth_mask 0x000007FF
2901#define SDMA_PKT_WRITE_TILED_BC_DW_4_depth_shift 16
2902#define SDMA_PKT_WRITE_TILED_BC_DW_4_DEPTH(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DW_4_depth_mask) << SDMA_PKT_WRITE_TILED_BC_DW_4_depth_shift)
2903
2904/*define for DW_5 word*/
2905/*define for element_size field*/
2906#define SDMA_PKT_WRITE_TILED_BC_DW_5_element_size_offset 5
2907#define SDMA_PKT_WRITE_TILED_BC_DW_5_element_size_mask 0x00000007
2908#define SDMA_PKT_WRITE_TILED_BC_DW_5_element_size_shift 0
2909#define SDMA_PKT_WRITE_TILED_BC_DW_5_ELEMENT_SIZE(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DW_5_element_size_mask) << SDMA_PKT_WRITE_TILED_BC_DW_5_element_size_shift)
2910
2911/*define for array_mode field*/
2912#define SDMA_PKT_WRITE_TILED_BC_DW_5_array_mode_offset 5
2913#define SDMA_PKT_WRITE_TILED_BC_DW_5_array_mode_mask 0x0000000F
2914#define SDMA_PKT_WRITE_TILED_BC_DW_5_array_mode_shift 3
2915#define SDMA_PKT_WRITE_TILED_BC_DW_5_ARRAY_MODE(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DW_5_array_mode_mask) << SDMA_PKT_WRITE_TILED_BC_DW_5_array_mode_shift)
2916
2917/*define for mit_mode field*/
2918#define SDMA_PKT_WRITE_TILED_BC_DW_5_mit_mode_offset 5
2919#define SDMA_PKT_WRITE_TILED_BC_DW_5_mit_mode_mask 0x00000007
2920#define SDMA_PKT_WRITE_TILED_BC_DW_5_mit_mode_shift 8
2921#define SDMA_PKT_WRITE_TILED_BC_DW_5_MIT_MODE(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DW_5_mit_mode_mask) << SDMA_PKT_WRITE_TILED_BC_DW_5_mit_mode_shift)
2922
2923/*define for tilesplit_size field*/
2924#define SDMA_PKT_WRITE_TILED_BC_DW_5_tilesplit_size_offset 5
2925#define SDMA_PKT_WRITE_TILED_BC_DW_5_tilesplit_size_mask 0x00000007
2926#define SDMA_PKT_WRITE_TILED_BC_DW_5_tilesplit_size_shift 11
2927#define SDMA_PKT_WRITE_TILED_BC_DW_5_TILESPLIT_SIZE(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DW_5_tilesplit_size_mask) << SDMA_PKT_WRITE_TILED_BC_DW_5_tilesplit_size_shift)
2928
2929/*define for bank_w field*/
2930#define SDMA_PKT_WRITE_TILED_BC_DW_5_bank_w_offset 5
2931#define SDMA_PKT_WRITE_TILED_BC_DW_5_bank_w_mask 0x00000003
2932#define SDMA_PKT_WRITE_TILED_BC_DW_5_bank_w_shift 15
2933#define SDMA_PKT_WRITE_TILED_BC_DW_5_BANK_W(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DW_5_bank_w_mask) << SDMA_PKT_WRITE_TILED_BC_DW_5_bank_w_shift)
2934
2935/*define for bank_h field*/
2936#define SDMA_PKT_WRITE_TILED_BC_DW_5_bank_h_offset 5
2937#define SDMA_PKT_WRITE_TILED_BC_DW_5_bank_h_mask 0x00000003
2938#define SDMA_PKT_WRITE_TILED_BC_DW_5_bank_h_shift 18
2939#define SDMA_PKT_WRITE_TILED_BC_DW_5_BANK_H(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DW_5_bank_h_mask) << SDMA_PKT_WRITE_TILED_BC_DW_5_bank_h_shift)
2940
2941/*define for num_bank field*/
2942#define SDMA_PKT_WRITE_TILED_BC_DW_5_num_bank_offset 5
2943#define SDMA_PKT_WRITE_TILED_BC_DW_5_num_bank_mask 0x00000003
2944#define SDMA_PKT_WRITE_TILED_BC_DW_5_num_bank_shift 21
2945#define SDMA_PKT_WRITE_TILED_BC_DW_5_NUM_BANK(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DW_5_num_bank_mask) << SDMA_PKT_WRITE_TILED_BC_DW_5_num_bank_shift)
2946
2947/*define for mat_aspt field*/
2948#define SDMA_PKT_WRITE_TILED_BC_DW_5_mat_aspt_offset 5
2949#define SDMA_PKT_WRITE_TILED_BC_DW_5_mat_aspt_mask 0x00000003
2950#define SDMA_PKT_WRITE_TILED_BC_DW_5_mat_aspt_shift 24
2951#define SDMA_PKT_WRITE_TILED_BC_DW_5_MAT_ASPT(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DW_5_mat_aspt_mask) << SDMA_PKT_WRITE_TILED_BC_DW_5_mat_aspt_shift)
2952
2953/*define for pipe_config field*/
2954#define SDMA_PKT_WRITE_TILED_BC_DW_5_pipe_config_offset 5
2955#define SDMA_PKT_WRITE_TILED_BC_DW_5_pipe_config_mask 0x0000001F
2956#define SDMA_PKT_WRITE_TILED_BC_DW_5_pipe_config_shift 26
2957#define SDMA_PKT_WRITE_TILED_BC_DW_5_PIPE_CONFIG(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DW_5_pipe_config_mask) << SDMA_PKT_WRITE_TILED_BC_DW_5_pipe_config_shift)
2958
2959/*define for DW_6 word*/
2960/*define for x field*/
2961#define SDMA_PKT_WRITE_TILED_BC_DW_6_x_offset 6
2962#define SDMA_PKT_WRITE_TILED_BC_DW_6_x_mask 0x00003FFF
2963#define SDMA_PKT_WRITE_TILED_BC_DW_6_x_shift 0
2964#define SDMA_PKT_WRITE_TILED_BC_DW_6_X(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DW_6_x_mask) << SDMA_PKT_WRITE_TILED_BC_DW_6_x_shift)
2965
2966/*define for y field*/
2967#define SDMA_PKT_WRITE_TILED_BC_DW_6_y_offset 6
2968#define SDMA_PKT_WRITE_TILED_BC_DW_6_y_mask 0x00003FFF
2969#define SDMA_PKT_WRITE_TILED_BC_DW_6_y_shift 16
2970#define SDMA_PKT_WRITE_TILED_BC_DW_6_Y(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DW_6_y_mask) << SDMA_PKT_WRITE_TILED_BC_DW_6_y_shift)
2971
2972/*define for DW_7 word*/
2973/*define for z field*/
2974#define SDMA_PKT_WRITE_TILED_BC_DW_7_z_offset 7
2975#define SDMA_PKT_WRITE_TILED_BC_DW_7_z_mask 0x000007FF
2976#define SDMA_PKT_WRITE_TILED_BC_DW_7_z_shift 0
2977#define SDMA_PKT_WRITE_TILED_BC_DW_7_Z(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DW_7_z_mask) << SDMA_PKT_WRITE_TILED_BC_DW_7_z_shift)
2978
2979/*define for sw field*/
2980#define SDMA_PKT_WRITE_TILED_BC_DW_7_sw_offset 7
2981#define SDMA_PKT_WRITE_TILED_BC_DW_7_sw_mask 0x00000003
2982#define SDMA_PKT_WRITE_TILED_BC_DW_7_sw_shift 24
2983#define SDMA_PKT_WRITE_TILED_BC_DW_7_SW(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DW_7_sw_mask) << SDMA_PKT_WRITE_TILED_BC_DW_7_sw_shift)
2984
2985/*define for COUNT word*/
2986/*define for count field*/
2987#define SDMA_PKT_WRITE_TILED_BC_COUNT_count_offset 8
2988#define SDMA_PKT_WRITE_TILED_BC_COUNT_count_mask 0x000FFFFF
2989#define SDMA_PKT_WRITE_TILED_BC_COUNT_count_shift 2
2990#define SDMA_PKT_WRITE_TILED_BC_COUNT_COUNT(x) (((x) & SDMA_PKT_WRITE_TILED_BC_COUNT_count_mask) << SDMA_PKT_WRITE_TILED_BC_COUNT_count_shift)
2991
2992/*define for DATA0 word*/
2993/*define for data0 field*/
2994#define SDMA_PKT_WRITE_TILED_BC_DATA0_data0_offset 9
2995#define SDMA_PKT_WRITE_TILED_BC_DATA0_data0_mask 0xFFFFFFFF
2996#define SDMA_PKT_WRITE_TILED_BC_DATA0_data0_shift 0
2997#define SDMA_PKT_WRITE_TILED_BC_DATA0_DATA0(x) (((x) & SDMA_PKT_WRITE_TILED_BC_DATA0_data0_mask) << SDMA_PKT_WRITE_TILED_BC_DATA0_data0_shift)
2998
2999
3000/*
3001** Definitions for SDMA_PKT_PTEPDE_COPY packet
3002*/
3003
3004/*define for HEADER word*/
3005/*define for op field*/
3006#define SDMA_PKT_PTEPDE_COPY_HEADER_op_offset 0
3007#define SDMA_PKT_PTEPDE_COPY_HEADER_op_mask 0x000000FF
3008#define SDMA_PKT_PTEPDE_COPY_HEADER_op_shift 0
3009#define SDMA_PKT_PTEPDE_COPY_HEADER_OP(x) (((x) & SDMA_PKT_PTEPDE_COPY_HEADER_op_mask) << SDMA_PKT_PTEPDE_COPY_HEADER_op_shift)
3010
3011/*define for sub_op field*/
3012#define SDMA_PKT_PTEPDE_COPY_HEADER_sub_op_offset 0
3013#define SDMA_PKT_PTEPDE_COPY_HEADER_sub_op_mask 0x000000FF
3014#define SDMA_PKT_PTEPDE_COPY_HEADER_sub_op_shift 8
3015#define SDMA_PKT_PTEPDE_COPY_HEADER_SUB_OP(x) (((x) & SDMA_PKT_PTEPDE_COPY_HEADER_sub_op_mask) << SDMA_PKT_PTEPDE_COPY_HEADER_sub_op_shift)
3016
3017/*define for tmz field*/
3018#define SDMA_PKT_PTEPDE_COPY_HEADER_tmz_offset 0
3019#define SDMA_PKT_PTEPDE_COPY_HEADER_tmz_mask 0x00000001
3020#define SDMA_PKT_PTEPDE_COPY_HEADER_tmz_shift 18
3021#define SDMA_PKT_PTEPDE_COPY_HEADER_TMZ(x) (((x) & SDMA_PKT_PTEPDE_COPY_HEADER_tmz_mask) << SDMA_PKT_PTEPDE_COPY_HEADER_tmz_shift)
3022
3023/*define for ptepde_op field*/
3024#define SDMA_PKT_PTEPDE_COPY_HEADER_ptepde_op_offset 0
3025#define SDMA_PKT_PTEPDE_COPY_HEADER_ptepde_op_mask 0x00000001
3026#define SDMA_PKT_PTEPDE_COPY_HEADER_ptepde_op_shift 31
3027#define SDMA_PKT_PTEPDE_COPY_HEADER_PTEPDE_OP(x) (((x) & SDMA_PKT_PTEPDE_COPY_HEADER_ptepde_op_mask) << SDMA_PKT_PTEPDE_COPY_HEADER_ptepde_op_shift)
3028
3029/*define for SRC_ADDR_LO word*/
3030/*define for src_addr_31_0 field*/
3031#define SDMA_PKT_PTEPDE_COPY_SRC_ADDR_LO_src_addr_31_0_offset 1
3032#define SDMA_PKT_PTEPDE_COPY_SRC_ADDR_LO_src_addr_31_0_mask 0xFFFFFFFF
3033#define SDMA_PKT_PTEPDE_COPY_SRC_ADDR_LO_src_addr_31_0_shift 0
3034#define SDMA_PKT_PTEPDE_COPY_SRC_ADDR_LO_SRC_ADDR_31_0(x) (((x) & SDMA_PKT_PTEPDE_COPY_SRC_ADDR_LO_src_addr_31_0_mask) << SDMA_PKT_PTEPDE_COPY_SRC_ADDR_LO_src_addr_31_0_shift)
3035
3036/*define for SRC_ADDR_HI word*/
3037/*define for src_addr_63_32 field*/
3038#define SDMA_PKT_PTEPDE_COPY_SRC_ADDR_HI_src_addr_63_32_offset 2
3039#define SDMA_PKT_PTEPDE_COPY_SRC_ADDR_HI_src_addr_63_32_mask 0xFFFFFFFF
3040#define SDMA_PKT_PTEPDE_COPY_SRC_ADDR_HI_src_addr_63_32_shift 0
3041#define SDMA_PKT_PTEPDE_COPY_SRC_ADDR_HI_SRC_ADDR_63_32(x) (((x) & SDMA_PKT_PTEPDE_COPY_SRC_ADDR_HI_src_addr_63_32_mask) << SDMA_PKT_PTEPDE_COPY_SRC_ADDR_HI_src_addr_63_32_shift)
3042
3043/*define for DST_ADDR_LO word*/
3044/*define for dst_addr_31_0 field*/
3045#define SDMA_PKT_PTEPDE_COPY_DST_ADDR_LO_dst_addr_31_0_offset 3
3046#define SDMA_PKT_PTEPDE_COPY_DST_ADDR_LO_dst_addr_31_0_mask 0xFFFFFFFF
3047#define SDMA_PKT_PTEPDE_COPY_DST_ADDR_LO_dst_addr_31_0_shift 0
3048#define SDMA_PKT_PTEPDE_COPY_DST_ADDR_LO_DST_ADDR_31_0(x) (((x) & SDMA_PKT_PTEPDE_COPY_DST_ADDR_LO_dst_addr_31_0_mask) << SDMA_PKT_PTEPDE_COPY_DST_ADDR_LO_dst_addr_31_0_shift)
3049
3050/*define for DST_ADDR_HI word*/
3051/*define for dst_addr_63_32 field*/
3052#define SDMA_PKT_PTEPDE_COPY_DST_ADDR_HI_dst_addr_63_32_offset 4
3053#define SDMA_PKT_PTEPDE_COPY_DST_ADDR_HI_dst_addr_63_32_mask 0xFFFFFFFF
3054#define SDMA_PKT_PTEPDE_COPY_DST_ADDR_HI_dst_addr_63_32_shift 0
3055#define SDMA_PKT_PTEPDE_COPY_DST_ADDR_HI_DST_ADDR_63_32(x) (((x) & SDMA_PKT_PTEPDE_COPY_DST_ADDR_HI_dst_addr_63_32_mask) << SDMA_PKT_PTEPDE_COPY_DST_ADDR_HI_dst_addr_63_32_shift)
3056
3057/*define for MASK_DW0 word*/
3058/*define for mask_dw0 field*/
3059#define SDMA_PKT_PTEPDE_COPY_MASK_DW0_mask_dw0_offset 5
3060#define SDMA_PKT_PTEPDE_COPY_MASK_DW0_mask_dw0_mask 0xFFFFFFFF
3061#define SDMA_PKT_PTEPDE_COPY_MASK_DW0_mask_dw0_shift 0
3062#define SDMA_PKT_PTEPDE_COPY_MASK_DW0_MASK_DW0(x) (((x) & SDMA_PKT_PTEPDE_COPY_MASK_DW0_mask_dw0_mask) << SDMA_PKT_PTEPDE_COPY_MASK_DW0_mask_dw0_shift)
3063
3064/*define for MASK_DW1 word*/
3065/*define for mask_dw1 field*/
3066#define SDMA_PKT_PTEPDE_COPY_MASK_DW1_mask_dw1_offset 6
3067#define SDMA_PKT_PTEPDE_COPY_MASK_DW1_mask_dw1_mask 0xFFFFFFFF
3068#define SDMA_PKT_PTEPDE_COPY_MASK_DW1_mask_dw1_shift 0
3069#define SDMA_PKT_PTEPDE_COPY_MASK_DW1_MASK_DW1(x) (((x) & SDMA_PKT_PTEPDE_COPY_MASK_DW1_mask_dw1_mask) << SDMA_PKT_PTEPDE_COPY_MASK_DW1_mask_dw1_shift)
3070
3071/*define for COUNT word*/
3072/*define for count field*/
3073#define SDMA_PKT_PTEPDE_COPY_COUNT_count_offset 7
3074#define SDMA_PKT_PTEPDE_COPY_COUNT_count_mask 0x0007FFFF
3075#define SDMA_PKT_PTEPDE_COPY_COUNT_count_shift 0
3076#define SDMA_PKT_PTEPDE_COPY_COUNT_COUNT(x) (((x) & SDMA_PKT_PTEPDE_COPY_COUNT_count_mask) << SDMA_PKT_PTEPDE_COPY_COUNT_count_shift)
3077
3078
3079/*
3080** Definitions for SDMA_PKT_PTEPDE_COPY_BACKWARDS packet
3081*/
3082
3083/*define for HEADER word*/
3084/*define for op field*/
3085#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_op_offset 0
3086#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_op_mask 0x000000FF
3087#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_op_shift 0
3088#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_OP(x) (((x) & SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_op_mask) << SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_op_shift)
3089
3090/*define for sub_op field*/
3091#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_sub_op_offset 0
3092#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_sub_op_mask 0x000000FF
3093#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_sub_op_shift 8
3094#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_SUB_OP(x) (((x) & SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_sub_op_mask) << SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_sub_op_shift)
3095
3096/*define for pte_size field*/
3097#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_pte_size_offset 0
3098#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_pte_size_mask 0x00000003
3099#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_pte_size_shift 28
3100#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_PTE_SIZE(x) (((x) & SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_pte_size_mask) << SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_pte_size_shift)
3101
3102/*define for direction field*/
3103#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_direction_offset 0
3104#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_direction_mask 0x00000001
3105#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_direction_shift 30
3106#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_DIRECTION(x) (((x) & SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_direction_mask) << SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_direction_shift)
3107
3108/*define for ptepde_op field*/
3109#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_ptepde_op_offset 0
3110#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_ptepde_op_mask 0x00000001
3111#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_ptepde_op_shift 31
3112#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_PTEPDE_OP(x) (((x) & SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_ptepde_op_mask) << SDMA_PKT_PTEPDE_COPY_BACKWARDS_HEADER_ptepde_op_shift)
3113
3114/*define for SRC_ADDR_LO word*/
3115/*define for src_addr_31_0 field*/
3116#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_SRC_ADDR_LO_src_addr_31_0_offset 1
3117#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_SRC_ADDR_LO_src_addr_31_0_mask 0xFFFFFFFF
3118#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_SRC_ADDR_LO_src_addr_31_0_shift 0
3119#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_SRC_ADDR_LO_SRC_ADDR_31_0(x) (((x) & SDMA_PKT_PTEPDE_COPY_BACKWARDS_SRC_ADDR_LO_src_addr_31_0_mask) << SDMA_PKT_PTEPDE_COPY_BACKWARDS_SRC_ADDR_LO_src_addr_31_0_shift)
3120
3121/*define for SRC_ADDR_HI word*/
3122/*define for src_addr_63_32 field*/
3123#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_SRC_ADDR_HI_src_addr_63_32_offset 2
3124#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_SRC_ADDR_HI_src_addr_63_32_mask 0xFFFFFFFF
3125#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_SRC_ADDR_HI_src_addr_63_32_shift 0
3126#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_SRC_ADDR_HI_SRC_ADDR_63_32(x) (((x) & SDMA_PKT_PTEPDE_COPY_BACKWARDS_SRC_ADDR_HI_src_addr_63_32_mask) << SDMA_PKT_PTEPDE_COPY_BACKWARDS_SRC_ADDR_HI_src_addr_63_32_shift)
3127
3128/*define for DST_ADDR_LO word*/
3129/*define for dst_addr_31_0 field*/
3130#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_DST_ADDR_LO_dst_addr_31_0_offset 3
3131#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_DST_ADDR_LO_dst_addr_31_0_mask 0xFFFFFFFF
3132#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_DST_ADDR_LO_dst_addr_31_0_shift 0
3133#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_DST_ADDR_LO_DST_ADDR_31_0(x) (((x) & SDMA_PKT_PTEPDE_COPY_BACKWARDS_DST_ADDR_LO_dst_addr_31_0_mask) << SDMA_PKT_PTEPDE_COPY_BACKWARDS_DST_ADDR_LO_dst_addr_31_0_shift)
3134
3135/*define for DST_ADDR_HI word*/
3136/*define for dst_addr_63_32 field*/
3137#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_DST_ADDR_HI_dst_addr_63_32_offset 4
3138#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_DST_ADDR_HI_dst_addr_63_32_mask 0xFFFFFFFF
3139#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_DST_ADDR_HI_dst_addr_63_32_shift 0
3140#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_DST_ADDR_HI_DST_ADDR_63_32(x) (((x) & SDMA_PKT_PTEPDE_COPY_BACKWARDS_DST_ADDR_HI_dst_addr_63_32_mask) << SDMA_PKT_PTEPDE_COPY_BACKWARDS_DST_ADDR_HI_dst_addr_63_32_shift)
3141
3142/*define for MASK_BIT_FOR_DW word*/
3143/*define for mask_first_xfer field*/
3144#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_MASK_BIT_FOR_DW_mask_first_xfer_offset 5
3145#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_MASK_BIT_FOR_DW_mask_first_xfer_mask 0x000000FF
3146#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_MASK_BIT_FOR_DW_mask_first_xfer_shift 0
3147#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_MASK_BIT_FOR_DW_MASK_FIRST_XFER(x) (((x) & SDMA_PKT_PTEPDE_COPY_BACKWARDS_MASK_BIT_FOR_DW_mask_first_xfer_mask) << SDMA_PKT_PTEPDE_COPY_BACKWARDS_MASK_BIT_FOR_DW_mask_first_xfer_shift)
3148
3149/*define for mask_last_xfer field*/
3150#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_MASK_BIT_FOR_DW_mask_last_xfer_offset 5
3151#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_MASK_BIT_FOR_DW_mask_last_xfer_mask 0x000000FF
3152#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_MASK_BIT_FOR_DW_mask_last_xfer_shift 8
3153#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_MASK_BIT_FOR_DW_MASK_LAST_XFER(x) (((x) & SDMA_PKT_PTEPDE_COPY_BACKWARDS_MASK_BIT_FOR_DW_mask_last_xfer_mask) << SDMA_PKT_PTEPDE_COPY_BACKWARDS_MASK_BIT_FOR_DW_mask_last_xfer_shift)
3154
3155/*define for COUNT_IN_32B_XFER word*/
3156/*define for count field*/
3157#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_COUNT_IN_32B_XFER_count_offset 6
3158#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_COUNT_IN_32B_XFER_count_mask 0x0001FFFF
3159#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_COUNT_IN_32B_XFER_count_shift 0
3160#define SDMA_PKT_PTEPDE_COPY_BACKWARDS_COUNT_IN_32B_XFER_COUNT(x) (((x) & SDMA_PKT_PTEPDE_COPY_BACKWARDS_COUNT_IN_32B_XFER_count_mask) << SDMA_PKT_PTEPDE_COPY_BACKWARDS_COUNT_IN_32B_XFER_count_shift)
3161
3162
3163/*
3164** Definitions for SDMA_PKT_PTEPDE_RMW packet
3165*/
3166
3167/*define for HEADER word*/
3168/*define for op field*/
3169#define SDMA_PKT_PTEPDE_RMW_HEADER_op_offset 0
3170#define SDMA_PKT_PTEPDE_RMW_HEADER_op_mask 0x000000FF
3171#define SDMA_PKT_PTEPDE_RMW_HEADER_op_shift 0
3172#define SDMA_PKT_PTEPDE_RMW_HEADER_OP(x) (((x) & SDMA_PKT_PTEPDE_RMW_HEADER_op_mask) << SDMA_PKT_PTEPDE_RMW_HEADER_op_shift)
3173
3174/*define for sub_op field*/
3175#define SDMA_PKT_PTEPDE_RMW_HEADER_sub_op_offset 0
3176#define SDMA_PKT_PTEPDE_RMW_HEADER_sub_op_mask 0x000000FF
3177#define SDMA_PKT_PTEPDE_RMW_HEADER_sub_op_shift 8
3178#define SDMA_PKT_PTEPDE_RMW_HEADER_SUB_OP(x) (((x) & SDMA_PKT_PTEPDE_RMW_HEADER_sub_op_mask) << SDMA_PKT_PTEPDE_RMW_HEADER_sub_op_shift)
3179
3180/*define for mtype field*/
3181#define SDMA_PKT_PTEPDE_RMW_HEADER_mtype_offset 0
3182#define SDMA_PKT_PTEPDE_RMW_HEADER_mtype_mask 0x00000007
3183#define SDMA_PKT_PTEPDE_RMW_HEADER_mtype_shift 16
3184#define SDMA_PKT_PTEPDE_RMW_HEADER_MTYPE(x) (((x) & SDMA_PKT_PTEPDE_RMW_HEADER_mtype_mask) << SDMA_PKT_PTEPDE_RMW_HEADER_mtype_shift)
3185
3186/*define for gcc field*/
3187#define SDMA_PKT_PTEPDE_RMW_HEADER_gcc_offset 0
3188#define SDMA_PKT_PTEPDE_RMW_HEADER_gcc_mask 0x00000001
3189#define SDMA_PKT_PTEPDE_RMW_HEADER_gcc_shift 19
3190#define SDMA_PKT_PTEPDE_RMW_HEADER_GCC(x) (((x) & SDMA_PKT_PTEPDE_RMW_HEADER_gcc_mask) << SDMA_PKT_PTEPDE_RMW_HEADER_gcc_shift)
3191
3192/*define for sys field*/
3193#define SDMA_PKT_PTEPDE_RMW_HEADER_sys_offset 0
3194#define SDMA_PKT_PTEPDE_RMW_HEADER_sys_mask 0x00000001
3195#define SDMA_PKT_PTEPDE_RMW_HEADER_sys_shift 20
3196#define SDMA_PKT_PTEPDE_RMW_HEADER_SYS(x) (((x) & SDMA_PKT_PTEPDE_RMW_HEADER_sys_mask) << SDMA_PKT_PTEPDE_RMW_HEADER_sys_shift)
3197
3198/*define for snp field*/
3199#define SDMA_PKT_PTEPDE_RMW_HEADER_snp_offset 0
3200#define SDMA_PKT_PTEPDE_RMW_HEADER_snp_mask 0x00000001
3201#define SDMA_PKT_PTEPDE_RMW_HEADER_snp_shift 22
3202#define SDMA_PKT_PTEPDE_RMW_HEADER_SNP(x) (((x) & SDMA_PKT_PTEPDE_RMW_HEADER_snp_mask) << SDMA_PKT_PTEPDE_RMW_HEADER_snp_shift)
3203
3204/*define for gpa field*/
3205#define SDMA_PKT_PTEPDE_RMW_HEADER_gpa_offset 0
3206#define SDMA_PKT_PTEPDE_RMW_HEADER_gpa_mask 0x00000001
3207#define SDMA_PKT_PTEPDE_RMW_HEADER_gpa_shift 23
3208#define SDMA_PKT_PTEPDE_RMW_HEADER_GPA(x) (((x) & SDMA_PKT_PTEPDE_RMW_HEADER_gpa_mask) << SDMA_PKT_PTEPDE_RMW_HEADER_gpa_shift)
3209
3210/*define for l2_policy field*/
3211#define SDMA_PKT_PTEPDE_RMW_HEADER_l2_policy_offset 0
3212#define SDMA_PKT_PTEPDE_RMW_HEADER_l2_policy_mask 0x00000003
3213#define SDMA_PKT_PTEPDE_RMW_HEADER_l2_policy_shift 24
3214#define SDMA_PKT_PTEPDE_RMW_HEADER_L2_POLICY(x) (((x) & SDMA_PKT_PTEPDE_RMW_HEADER_l2_policy_mask) << SDMA_PKT_PTEPDE_RMW_HEADER_l2_policy_shift)
3215
3216/*define for ADDR_LO word*/
3217/*define for addr_31_0 field*/
3218#define SDMA_PKT_PTEPDE_RMW_ADDR_LO_addr_31_0_offset 1
3219#define SDMA_PKT_PTEPDE_RMW_ADDR_LO_addr_31_0_mask 0xFFFFFFFF
3220#define SDMA_PKT_PTEPDE_RMW_ADDR_LO_addr_31_0_shift 0
3221#define SDMA_PKT_PTEPDE_RMW_ADDR_LO_ADDR_31_0(x) (((x) & SDMA_PKT_PTEPDE_RMW_ADDR_LO_addr_31_0_mask) << SDMA_PKT_PTEPDE_RMW_ADDR_LO_addr_31_0_shift)
3222
3223/*define for ADDR_HI word*/
3224/*define for addr_63_32 field*/
3225#define SDMA_PKT_PTEPDE_RMW_ADDR_HI_addr_63_32_offset 2
3226#define SDMA_PKT_PTEPDE_RMW_ADDR_HI_addr_63_32_mask 0xFFFFFFFF
3227#define SDMA_PKT_PTEPDE_RMW_ADDR_HI_addr_63_32_shift 0
3228#define SDMA_PKT_PTEPDE_RMW_ADDR_HI_ADDR_63_32(x) (((x) & SDMA_PKT_PTEPDE_RMW_ADDR_HI_addr_63_32_mask) << SDMA_PKT_PTEPDE_RMW_ADDR_HI_addr_63_32_shift)
3229
3230/*define for MASK_LO word*/
3231/*define for mask_31_0 field*/
3232#define SDMA_PKT_PTEPDE_RMW_MASK_LO_mask_31_0_offset 3
3233#define SDMA_PKT_PTEPDE_RMW_MASK_LO_mask_31_0_mask 0xFFFFFFFF
3234#define SDMA_PKT_PTEPDE_RMW_MASK_LO_mask_31_0_shift 0
3235#define SDMA_PKT_PTEPDE_RMW_MASK_LO_MASK_31_0(x) (((x) & SDMA_PKT_PTEPDE_RMW_MASK_LO_mask_31_0_mask) << SDMA_PKT_PTEPDE_RMW_MASK_LO_mask_31_0_shift)
3236
3237/*define for MASK_HI word*/
3238/*define for mask_63_32 field*/
3239#define SDMA_PKT_PTEPDE_RMW_MASK_HI_mask_63_32_offset 4
3240#define SDMA_PKT_PTEPDE_RMW_MASK_HI_mask_63_32_mask 0xFFFFFFFF
3241#define SDMA_PKT_PTEPDE_RMW_MASK_HI_mask_63_32_shift 0
3242#define SDMA_PKT_PTEPDE_RMW_MASK_HI_MASK_63_32(x) (((x) & SDMA_PKT_PTEPDE_RMW_MASK_HI_mask_63_32_mask) << SDMA_PKT_PTEPDE_RMW_MASK_HI_mask_63_32_shift)
3243
3244/*define for VALUE_LO word*/
3245/*define for value_31_0 field*/
3246#define SDMA_PKT_PTEPDE_RMW_VALUE_LO_value_31_0_offset 5
3247#define SDMA_PKT_PTEPDE_RMW_VALUE_LO_value_31_0_mask 0xFFFFFFFF
3248#define SDMA_PKT_PTEPDE_RMW_VALUE_LO_value_31_0_shift 0
3249#define SDMA_PKT_PTEPDE_RMW_VALUE_LO_VALUE_31_0(x) (((x) & SDMA_PKT_PTEPDE_RMW_VALUE_LO_value_31_0_mask) << SDMA_PKT_PTEPDE_RMW_VALUE_LO_value_31_0_shift)
3250
3251/*define for VALUE_HI word*/
3252/*define for value_63_32 field*/
3253#define SDMA_PKT_PTEPDE_RMW_VALUE_HI_value_63_32_offset 6
3254#define SDMA_PKT_PTEPDE_RMW_VALUE_HI_value_63_32_mask 0xFFFFFFFF
3255#define SDMA_PKT_PTEPDE_RMW_VALUE_HI_value_63_32_shift 0
3256#define SDMA_PKT_PTEPDE_RMW_VALUE_HI_VALUE_63_32(x) (((x) & SDMA_PKT_PTEPDE_RMW_VALUE_HI_value_63_32_mask) << SDMA_PKT_PTEPDE_RMW_VALUE_HI_value_63_32_shift)
3257
3258
3259/*
3260** Definitions for SDMA_PKT_WRITE_INCR packet
3261*/
3262
3263/*define for HEADER word*/
3264/*define for op field*/
3265#define SDMA_PKT_WRITE_INCR_HEADER_op_offset 0
3266#define SDMA_PKT_WRITE_INCR_HEADER_op_mask 0x000000FF
3267#define SDMA_PKT_WRITE_INCR_HEADER_op_shift 0
3268#define SDMA_PKT_WRITE_INCR_HEADER_OP(x) (((x) & SDMA_PKT_WRITE_INCR_HEADER_op_mask) << SDMA_PKT_WRITE_INCR_HEADER_op_shift)
3269
3270/*define for sub_op field*/
3271#define SDMA_PKT_WRITE_INCR_HEADER_sub_op_offset 0
3272#define SDMA_PKT_WRITE_INCR_HEADER_sub_op_mask 0x000000FF
3273#define SDMA_PKT_WRITE_INCR_HEADER_sub_op_shift 8
3274#define SDMA_PKT_WRITE_INCR_HEADER_SUB_OP(x) (((x) & SDMA_PKT_WRITE_INCR_HEADER_sub_op_mask) << SDMA_PKT_WRITE_INCR_HEADER_sub_op_shift)
3275
3276/*define for DST_ADDR_LO word*/
3277/*define for dst_addr_31_0 field*/
3278#define SDMA_PKT_WRITE_INCR_DST_ADDR_LO_dst_addr_31_0_offset 1
3279#define SDMA_PKT_WRITE_INCR_DST_ADDR_LO_dst_addr_31_0_mask 0xFFFFFFFF
3280#define SDMA_PKT_WRITE_INCR_DST_ADDR_LO_dst_addr_31_0_shift 0
3281#define SDMA_PKT_WRITE_INCR_DST_ADDR_LO_DST_ADDR_31_0(x) (((x) & SDMA_PKT_WRITE_INCR_DST_ADDR_LO_dst_addr_31_0_mask) << SDMA_PKT_WRITE_INCR_DST_ADDR_LO_dst_addr_31_0_shift)
3282
3283/*define for DST_ADDR_HI word*/
3284/*define for dst_addr_63_32 field*/
3285#define SDMA_PKT_WRITE_INCR_DST_ADDR_HI_dst_addr_63_32_offset 2
3286#define SDMA_PKT_WRITE_INCR_DST_ADDR_HI_dst_addr_63_32_mask 0xFFFFFFFF
3287#define SDMA_PKT_WRITE_INCR_DST_ADDR_HI_dst_addr_63_32_shift 0
3288#define SDMA_PKT_WRITE_INCR_DST_ADDR_HI_DST_ADDR_63_32(x) (((x) & SDMA_PKT_WRITE_INCR_DST_ADDR_HI_dst_addr_63_32_mask) << SDMA_PKT_WRITE_INCR_DST_ADDR_HI_dst_addr_63_32_shift)
3289
3290/*define for MASK_DW0 word*/
3291/*define for mask_dw0 field*/
3292#define SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_offset 3
3293#define SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_mask 0xFFFFFFFF
3294#define SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift 0
3295#define SDMA_PKT_WRITE_INCR_MASK_DW0_MASK_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_mask) << SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift)
3296
3297/*define for MASK_DW1 word*/
3298/*define for mask_dw1 field*/
3299#define SDMA_PKT_WRITE_INCR_MASK_DW1_mask_dw1_offset 4
3300#define SDMA_PKT_WRITE_INCR_MASK_DW1_mask_dw1_mask 0xFFFFFFFF
3301#define SDMA_PKT_WRITE_INCR_MASK_DW1_mask_dw1_shift 0
3302#define SDMA_PKT_WRITE_INCR_MASK_DW1_MASK_DW1(x) (((x) & SDMA_PKT_WRITE_INCR_MASK_DW1_mask_dw1_mask) << SDMA_PKT_WRITE_INCR_MASK_DW1_mask_dw1_shift)
3303
3304/*define for INIT_DW0 word*/
3305/*define for init_dw0 field*/
3306#define SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_offset 5
3307#define SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_mask 0xFFFFFFFF
3308#define SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift 0
3309#define SDMA_PKT_WRITE_INCR_INIT_DW0_INIT_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_mask) << SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift)
3310
3311/*define for INIT_DW1 word*/
3312/*define for init_dw1 field*/
3313#define SDMA_PKT_WRITE_INCR_INIT_DW1_init_dw1_offset 6
3314#define SDMA_PKT_WRITE_INCR_INIT_DW1_init_dw1_mask 0xFFFFFFFF
3315#define SDMA_PKT_WRITE_INCR_INIT_DW1_init_dw1_shift 0
3316#define SDMA_PKT_WRITE_INCR_INIT_DW1_INIT_DW1(x) (((x) & SDMA_PKT_WRITE_INCR_INIT_DW1_init_dw1_mask) << SDMA_PKT_WRITE_INCR_INIT_DW1_init_dw1_shift)
3317
3318/*define for INCR_DW0 word*/
3319/*define for incr_dw0 field*/
3320#define SDMA_PKT_WRITE_INCR_INCR_DW0_incr_dw0_offset 7
3321#define SDMA_PKT_WRITE_INCR_INCR_DW0_incr_dw0_mask 0xFFFFFFFF
3322#define SDMA_PKT_WRITE_INCR_INCR_DW0_incr_dw0_shift 0
3323#define SDMA_PKT_WRITE_INCR_INCR_DW0_INCR_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_INCR_DW0_incr_dw0_mask) << SDMA_PKT_WRITE_INCR_INCR_DW0_incr_dw0_shift)
3324
3325/*define for INCR_DW1 word*/
3326/*define for incr_dw1 field*/
3327#define SDMA_PKT_WRITE_INCR_INCR_DW1_incr_dw1_offset 8
3328#define SDMA_PKT_WRITE_INCR_INCR_DW1_incr_dw1_mask 0xFFFFFFFF
3329#define SDMA_PKT_WRITE_INCR_INCR_DW1_incr_dw1_shift 0
3330#define SDMA_PKT_WRITE_INCR_INCR_DW1_INCR_DW1(x) (((x) & SDMA_PKT_WRITE_INCR_INCR_DW1_incr_dw1_mask) << SDMA_PKT_WRITE_INCR_INCR_DW1_incr_dw1_shift)
3331
3332/*define for COUNT word*/
3333/*define for count field*/
3334#define SDMA_PKT_WRITE_INCR_COUNT_count_offset 9
3335#define SDMA_PKT_WRITE_INCR_COUNT_count_mask 0x0007FFFF
3336#define SDMA_PKT_WRITE_INCR_COUNT_count_shift 0
3337#define SDMA_PKT_WRITE_INCR_COUNT_COUNT(x) (((x) & SDMA_PKT_WRITE_INCR_COUNT_count_mask) << SDMA_PKT_WRITE_INCR_COUNT_count_shift)
3338
3339
3340/*
3341** Definitions for SDMA_PKT_INDIRECT packet
3342*/
3343
3344/*define for HEADER word*/
3345/*define for op field*/
3346#define SDMA_PKT_INDIRECT_HEADER_op_offset 0
3347#define SDMA_PKT_INDIRECT_HEADER_op_mask 0x000000FF
3348#define SDMA_PKT_INDIRECT_HEADER_op_shift 0
3349#define SDMA_PKT_INDIRECT_HEADER_OP(x) (((x) & SDMA_PKT_INDIRECT_HEADER_op_mask) << SDMA_PKT_INDIRECT_HEADER_op_shift)
3350
3351/*define for sub_op field*/
3352#define SDMA_PKT_INDIRECT_HEADER_sub_op_offset 0
3353#define SDMA_PKT_INDIRECT_HEADER_sub_op_mask 0x000000FF
3354#define SDMA_PKT_INDIRECT_HEADER_sub_op_shift 8
3355#define SDMA_PKT_INDIRECT_HEADER_SUB_OP(x) (((x) & SDMA_PKT_INDIRECT_HEADER_sub_op_mask) << SDMA_PKT_INDIRECT_HEADER_sub_op_shift)
3356
3357/*define for vmid field*/
3358#define SDMA_PKT_INDIRECT_HEADER_vmid_offset 0
3359#define SDMA_PKT_INDIRECT_HEADER_vmid_mask 0x0000000F
3360#define SDMA_PKT_INDIRECT_HEADER_vmid_shift 16
3361#define SDMA_PKT_INDIRECT_HEADER_VMID(x) (((x) & SDMA_PKT_INDIRECT_HEADER_vmid_mask) << SDMA_PKT_INDIRECT_HEADER_vmid_shift)
3362
3363/*define for priv field*/
3364#define SDMA_PKT_INDIRECT_HEADER_priv_offset 0
3365#define SDMA_PKT_INDIRECT_HEADER_priv_mask 0x00000001
3366#define SDMA_PKT_INDIRECT_HEADER_priv_shift 31
3367#define SDMA_PKT_INDIRECT_HEADER_PRIV(x) (((x) & SDMA_PKT_INDIRECT_HEADER_priv_mask) << SDMA_PKT_INDIRECT_HEADER_priv_shift)
3368
3369/*define for BASE_LO word*/
3370/*define for ib_base_31_0 field*/
3371#define SDMA_PKT_INDIRECT_BASE_LO_ib_base_31_0_offset 1
3372#define SDMA_PKT_INDIRECT_BASE_LO_ib_base_31_0_mask 0xFFFFFFFF
3373#define SDMA_PKT_INDIRECT_BASE_LO_ib_base_31_0_shift 0
3374#define SDMA_PKT_INDIRECT_BASE_LO_IB_BASE_31_0(x) (((x) & SDMA_PKT_INDIRECT_BASE_LO_ib_base_31_0_mask) << SDMA_PKT_INDIRECT_BASE_LO_ib_base_31_0_shift)
3375
3376/*define for BASE_HI word*/
3377/*define for ib_base_63_32 field*/
3378#define SDMA_PKT_INDIRECT_BASE_HI_ib_base_63_32_offset 2
3379#define SDMA_PKT_INDIRECT_BASE_HI_ib_base_63_32_mask 0xFFFFFFFF
3380#define SDMA_PKT_INDIRECT_BASE_HI_ib_base_63_32_shift 0
3381#define SDMA_PKT_INDIRECT_BASE_HI_IB_BASE_63_32(x) (((x) & SDMA_PKT_INDIRECT_BASE_HI_ib_base_63_32_mask) << SDMA_PKT_INDIRECT_BASE_HI_ib_base_63_32_shift)
3382
3383/*define for IB_SIZE word*/
3384/*define for ib_size field*/
3385#define SDMA_PKT_INDIRECT_IB_SIZE_ib_size_offset 3
3386#define SDMA_PKT_INDIRECT_IB_SIZE_ib_size_mask 0x000FFFFF
3387#define SDMA_PKT_INDIRECT_IB_SIZE_ib_size_shift 0
3388#define SDMA_PKT_INDIRECT_IB_SIZE_IB_SIZE(x) (((x) & SDMA_PKT_INDIRECT_IB_SIZE_ib_size_mask) << SDMA_PKT_INDIRECT_IB_SIZE_ib_size_shift)
3389
3390/*define for CSA_ADDR_LO word*/
3391/*define for csa_addr_31_0 field*/
3392#define SDMA_PKT_INDIRECT_CSA_ADDR_LO_csa_addr_31_0_offset 4
3393#define SDMA_PKT_INDIRECT_CSA_ADDR_LO_csa_addr_31_0_mask 0xFFFFFFFF
3394#define SDMA_PKT_INDIRECT_CSA_ADDR_LO_csa_addr_31_0_shift 0
3395#define SDMA_PKT_INDIRECT_CSA_ADDR_LO_CSA_ADDR_31_0(x) (((x) & SDMA_PKT_INDIRECT_CSA_ADDR_LO_csa_addr_31_0_mask) << SDMA_PKT_INDIRECT_CSA_ADDR_LO_csa_addr_31_0_shift)
3396
3397/*define for CSA_ADDR_HI word*/
3398/*define for csa_addr_63_32 field*/
3399#define SDMA_PKT_INDIRECT_CSA_ADDR_HI_csa_addr_63_32_offset 5
3400#define SDMA_PKT_INDIRECT_CSA_ADDR_HI_csa_addr_63_32_mask 0xFFFFFFFF
3401#define SDMA_PKT_INDIRECT_CSA_ADDR_HI_csa_addr_63_32_shift 0
3402#define SDMA_PKT_INDIRECT_CSA_ADDR_HI_CSA_ADDR_63_32(x) (((x) & SDMA_PKT_INDIRECT_CSA_ADDR_HI_csa_addr_63_32_mask) << SDMA_PKT_INDIRECT_CSA_ADDR_HI_csa_addr_63_32_shift)
3403
3404
3405/*
3406** Definitions for SDMA_PKT_SEMAPHORE packet
3407*/
3408
3409/*define for HEADER word*/
3410/*define for op field*/
3411#define SDMA_PKT_SEMAPHORE_HEADER_op_offset 0
3412#define SDMA_PKT_SEMAPHORE_HEADER_op_mask 0x000000FF
3413#define SDMA_PKT_SEMAPHORE_HEADER_op_shift 0
3414#define SDMA_PKT_SEMAPHORE_HEADER_OP(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_op_mask) << SDMA_PKT_SEMAPHORE_HEADER_op_shift)
3415
3416/*define for sub_op field*/
3417#define SDMA_PKT_SEMAPHORE_HEADER_sub_op_offset 0
3418#define SDMA_PKT_SEMAPHORE_HEADER_sub_op_mask 0x000000FF
3419#define SDMA_PKT_SEMAPHORE_HEADER_sub_op_shift 8
3420#define SDMA_PKT_SEMAPHORE_HEADER_SUB_OP(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_sub_op_mask) << SDMA_PKT_SEMAPHORE_HEADER_sub_op_shift)
3421
3422/*define for write_one field*/
3423#define SDMA_PKT_SEMAPHORE_HEADER_write_one_offset 0
3424#define SDMA_PKT_SEMAPHORE_HEADER_write_one_mask 0x00000001
3425#define SDMA_PKT_SEMAPHORE_HEADER_write_one_shift 29
3426#define SDMA_PKT_SEMAPHORE_HEADER_WRITE_ONE(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_write_one_mask) << SDMA_PKT_SEMAPHORE_HEADER_write_one_shift)
3427
3428/*define for signal field*/
3429#define SDMA_PKT_SEMAPHORE_HEADER_signal_offset 0
3430#define SDMA_PKT_SEMAPHORE_HEADER_signal_mask 0x00000001
3431#define SDMA_PKT_SEMAPHORE_HEADER_signal_shift 30
3432#define SDMA_PKT_SEMAPHORE_HEADER_SIGNAL(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_signal_mask) << SDMA_PKT_SEMAPHORE_HEADER_signal_shift)
3433
3434/*define for mailbox field*/
3435#define SDMA_PKT_SEMAPHORE_HEADER_mailbox_offset 0
3436#define SDMA_PKT_SEMAPHORE_HEADER_mailbox_mask 0x00000001
3437#define SDMA_PKT_SEMAPHORE_HEADER_mailbox_shift 31
3438#define SDMA_PKT_SEMAPHORE_HEADER_MAILBOX(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_mailbox_mask) << SDMA_PKT_SEMAPHORE_HEADER_mailbox_shift)
3439
3440/*define for ADDR_LO word*/
3441/*define for addr_31_0 field*/
3442#define SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_offset 1
3443#define SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_mask 0xFFFFFFFF
3444#define SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_shift 0
3445#define SDMA_PKT_SEMAPHORE_ADDR_LO_ADDR_31_0(x) (((x) & SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_mask) << SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_shift)
3446
3447/*define for ADDR_HI word*/
3448/*define for addr_63_32 field*/
3449#define SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_offset 2
3450#define SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_mask 0xFFFFFFFF
3451#define SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_shift 0
3452#define SDMA_PKT_SEMAPHORE_ADDR_HI_ADDR_63_32(x) (((x) & SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_mask) << SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_shift)
3453
3454
3455/*
3456** Definitions for SDMA_PKT_FENCE packet
3457*/
3458
3459/*define for HEADER word*/
3460/*define for op field*/
3461#define SDMA_PKT_FENCE_HEADER_op_offset 0
3462#define SDMA_PKT_FENCE_HEADER_op_mask 0x000000FF
3463#define SDMA_PKT_FENCE_HEADER_op_shift 0
3464#define SDMA_PKT_FENCE_HEADER_OP(x) (((x) & SDMA_PKT_FENCE_HEADER_op_mask) << SDMA_PKT_FENCE_HEADER_op_shift)
3465
3466/*define for sub_op field*/
3467#define SDMA_PKT_FENCE_HEADER_sub_op_offset 0
3468#define SDMA_PKT_FENCE_HEADER_sub_op_mask 0x000000FF
3469#define SDMA_PKT_FENCE_HEADER_sub_op_shift 8
3470#define SDMA_PKT_FENCE_HEADER_SUB_OP(x) (((x) & SDMA_PKT_FENCE_HEADER_sub_op_mask) << SDMA_PKT_FENCE_HEADER_sub_op_shift)
3471
3472/*define for mtype field*/
3473#define SDMA_PKT_FENCE_HEADER_mtype_offset 0
3474#define SDMA_PKT_FENCE_HEADER_mtype_mask 0x00000007
3475#define SDMA_PKT_FENCE_HEADER_mtype_shift 16
3476#define SDMA_PKT_FENCE_HEADER_MTYPE(x) (((x) & SDMA_PKT_FENCE_HEADER_mtype_mask) << SDMA_PKT_FENCE_HEADER_mtype_shift)
3477
3478/*define for gcc field*/
3479#define SDMA_PKT_FENCE_HEADER_gcc_offset 0
3480#define SDMA_PKT_FENCE_HEADER_gcc_mask 0x00000001
3481#define SDMA_PKT_FENCE_HEADER_gcc_shift 19
3482#define SDMA_PKT_FENCE_HEADER_GCC(x) (((x) & SDMA_PKT_FENCE_HEADER_gcc_mask) << SDMA_PKT_FENCE_HEADER_gcc_shift)
3483
3484/*define for sys field*/
3485#define SDMA_PKT_FENCE_HEADER_sys_offset 0
3486#define SDMA_PKT_FENCE_HEADER_sys_mask 0x00000001
3487#define SDMA_PKT_FENCE_HEADER_sys_shift 20
3488#define SDMA_PKT_FENCE_HEADER_SYS(x) (((x) & SDMA_PKT_FENCE_HEADER_sys_mask) << SDMA_PKT_FENCE_HEADER_sys_shift)
3489
3490/*define for snp field*/
3491#define SDMA_PKT_FENCE_HEADER_snp_offset 0
3492#define SDMA_PKT_FENCE_HEADER_snp_mask 0x00000001
3493#define SDMA_PKT_FENCE_HEADER_snp_shift 22
3494#define SDMA_PKT_FENCE_HEADER_SNP(x) (((x) & SDMA_PKT_FENCE_HEADER_snp_mask) << SDMA_PKT_FENCE_HEADER_snp_shift)
3495
3496/*define for gpa field*/
3497#define SDMA_PKT_FENCE_HEADER_gpa_offset 0
3498#define SDMA_PKT_FENCE_HEADER_gpa_mask 0x00000001
3499#define SDMA_PKT_FENCE_HEADER_gpa_shift 23
3500#define SDMA_PKT_FENCE_HEADER_GPA(x) (((x) & SDMA_PKT_FENCE_HEADER_gpa_mask) << SDMA_PKT_FENCE_HEADER_gpa_shift)
3501
3502/*define for l2_policy field*/
3503#define SDMA_PKT_FENCE_HEADER_l2_policy_offset 0
3504#define SDMA_PKT_FENCE_HEADER_l2_policy_mask 0x00000003
3505#define SDMA_PKT_FENCE_HEADER_l2_policy_shift 24
3506#define SDMA_PKT_FENCE_HEADER_L2_POLICY(x) (((x) & SDMA_PKT_FENCE_HEADER_l2_policy_mask) << SDMA_PKT_FENCE_HEADER_l2_policy_shift)
3507
3508/*define for ADDR_LO word*/
3509/*define for addr_31_0 field*/
3510#define SDMA_PKT_FENCE_ADDR_LO_addr_31_0_offset 1
3511#define SDMA_PKT_FENCE_ADDR_LO_addr_31_0_mask 0xFFFFFFFF
3512#define SDMA_PKT_FENCE_ADDR_LO_addr_31_0_shift 0
3513#define SDMA_PKT_FENCE_ADDR_LO_ADDR_31_0(x) (((x) & SDMA_PKT_FENCE_ADDR_LO_addr_31_0_mask) << SDMA_PKT_FENCE_ADDR_LO_addr_31_0_shift)
3514
3515/*define for ADDR_HI word*/
3516/*define for addr_63_32 field*/
3517#define SDMA_PKT_FENCE_ADDR_HI_addr_63_32_offset 2
3518#define SDMA_PKT_FENCE_ADDR_HI_addr_63_32_mask 0xFFFFFFFF
3519#define SDMA_PKT_FENCE_ADDR_HI_addr_63_32_shift 0
3520#define SDMA_PKT_FENCE_ADDR_HI_ADDR_63_32(x) (((x) & SDMA_PKT_FENCE_ADDR_HI_addr_63_32_mask) << SDMA_PKT_FENCE_ADDR_HI_addr_63_32_shift)
3521
3522/*define for DATA word*/
3523/*define for data field*/
3524#define SDMA_PKT_FENCE_DATA_data_offset 3
3525#define SDMA_PKT_FENCE_DATA_data_mask 0xFFFFFFFF
3526#define SDMA_PKT_FENCE_DATA_data_shift 0
3527#define SDMA_PKT_FENCE_DATA_DATA(x) (((x) & SDMA_PKT_FENCE_DATA_data_mask) << SDMA_PKT_FENCE_DATA_data_shift)
3528
3529
3530/*
3531** Definitions for SDMA_PKT_SRBM_WRITE packet
3532*/
3533
3534/*define for HEADER word*/
3535/*define for op field*/
3536#define SDMA_PKT_SRBM_WRITE_HEADER_op_offset 0
3537#define SDMA_PKT_SRBM_WRITE_HEADER_op_mask 0x000000FF
3538#define SDMA_PKT_SRBM_WRITE_HEADER_op_shift 0
3539#define SDMA_PKT_SRBM_WRITE_HEADER_OP(x) (((x) & SDMA_PKT_SRBM_WRITE_HEADER_op_mask) << SDMA_PKT_SRBM_WRITE_HEADER_op_shift)
3540
3541/*define for sub_op field*/
3542#define SDMA_PKT_SRBM_WRITE_HEADER_sub_op_offset 0
3543#define SDMA_PKT_SRBM_WRITE_HEADER_sub_op_mask 0x000000FF
3544#define SDMA_PKT_SRBM_WRITE_HEADER_sub_op_shift 8
3545#define SDMA_PKT_SRBM_WRITE_HEADER_SUB_OP(x) (((x) & SDMA_PKT_SRBM_WRITE_HEADER_sub_op_mask) << SDMA_PKT_SRBM_WRITE_HEADER_sub_op_shift)
3546
3547/*define for byte_en field*/
3548#define SDMA_PKT_SRBM_WRITE_HEADER_byte_en_offset 0
3549#define SDMA_PKT_SRBM_WRITE_HEADER_byte_en_mask 0x0000000F
3550#define SDMA_PKT_SRBM_WRITE_HEADER_byte_en_shift 28
3551#define SDMA_PKT_SRBM_WRITE_HEADER_BYTE_EN(x) (((x) & SDMA_PKT_SRBM_WRITE_HEADER_byte_en_mask) << SDMA_PKT_SRBM_WRITE_HEADER_byte_en_shift)
3552
3553/*define for ADDR word*/
3554/*define for addr field*/
3555#define SDMA_PKT_SRBM_WRITE_ADDR_addr_offset 1
3556#define SDMA_PKT_SRBM_WRITE_ADDR_addr_mask 0x0003FFFF
3557#define SDMA_PKT_SRBM_WRITE_ADDR_addr_shift 0
3558#define SDMA_PKT_SRBM_WRITE_ADDR_ADDR(x) (((x) & SDMA_PKT_SRBM_WRITE_ADDR_addr_mask) << SDMA_PKT_SRBM_WRITE_ADDR_addr_shift)
3559
3560/*define for apertureid field*/
3561#define SDMA_PKT_SRBM_WRITE_ADDR_apertureid_offset 1
3562#define SDMA_PKT_SRBM_WRITE_ADDR_apertureid_mask 0x00000FFF
3563#define SDMA_PKT_SRBM_WRITE_ADDR_apertureid_shift 20
3564#define SDMA_PKT_SRBM_WRITE_ADDR_APERTUREID(x) (((x) & SDMA_PKT_SRBM_WRITE_ADDR_apertureid_mask) << SDMA_PKT_SRBM_WRITE_ADDR_apertureid_shift)
3565
3566/*define for DATA word*/
3567/*define for data field*/
3568#define SDMA_PKT_SRBM_WRITE_DATA_data_offset 2
3569#define SDMA_PKT_SRBM_WRITE_DATA_data_mask 0xFFFFFFFF
3570#define SDMA_PKT_SRBM_WRITE_DATA_data_shift 0
3571#define SDMA_PKT_SRBM_WRITE_DATA_DATA(x) (((x) & SDMA_PKT_SRBM_WRITE_DATA_data_mask) << SDMA_PKT_SRBM_WRITE_DATA_data_shift)
3572
3573
3574/*
3575** Definitions for SDMA_PKT_PRE_EXE packet
3576*/
3577
3578/*define for HEADER word*/
3579/*define for op field*/
3580#define SDMA_PKT_PRE_EXE_HEADER_op_offset 0
3581#define SDMA_PKT_PRE_EXE_HEADER_op_mask 0x000000FF
3582#define SDMA_PKT_PRE_EXE_HEADER_op_shift 0
3583#define SDMA_PKT_PRE_EXE_HEADER_OP(x) (((x) & SDMA_PKT_PRE_EXE_HEADER_op_mask) << SDMA_PKT_PRE_EXE_HEADER_op_shift)
3584
3585/*define for sub_op field*/
3586#define SDMA_PKT_PRE_EXE_HEADER_sub_op_offset 0
3587#define SDMA_PKT_PRE_EXE_HEADER_sub_op_mask 0x000000FF
3588#define SDMA_PKT_PRE_EXE_HEADER_sub_op_shift 8
3589#define SDMA_PKT_PRE_EXE_HEADER_SUB_OP(x) (((x) & SDMA_PKT_PRE_EXE_HEADER_sub_op_mask) << SDMA_PKT_PRE_EXE_HEADER_sub_op_shift)
3590
3591/*define for dev_sel field*/
3592#define SDMA_PKT_PRE_EXE_HEADER_dev_sel_offset 0
3593#define SDMA_PKT_PRE_EXE_HEADER_dev_sel_mask 0x000000FF
3594#define SDMA_PKT_PRE_EXE_HEADER_dev_sel_shift 16
3595#define SDMA_PKT_PRE_EXE_HEADER_DEV_SEL(x) (((x) & SDMA_PKT_PRE_EXE_HEADER_dev_sel_mask) << SDMA_PKT_PRE_EXE_HEADER_dev_sel_shift)
3596
3597/*define for EXEC_COUNT word*/
3598/*define for exec_count field*/
3599#define SDMA_PKT_PRE_EXE_EXEC_COUNT_exec_count_offset 1
3600#define SDMA_PKT_PRE_EXE_EXEC_COUNT_exec_count_mask 0x00003FFF
3601#define SDMA_PKT_PRE_EXE_EXEC_COUNT_exec_count_shift 0
3602#define SDMA_PKT_PRE_EXE_EXEC_COUNT_EXEC_COUNT(x) (((x) & SDMA_PKT_PRE_EXE_EXEC_COUNT_exec_count_mask) << SDMA_PKT_PRE_EXE_EXEC_COUNT_exec_count_shift)
3603
3604
3605/*
3606** Definitions for SDMA_PKT_COND_EXE packet
3607*/
3608
3609/*define for HEADER word*/
3610/*define for op field*/
3611#define SDMA_PKT_COND_EXE_HEADER_op_offset 0
3612#define SDMA_PKT_COND_EXE_HEADER_op_mask 0x000000FF
3613#define SDMA_PKT_COND_EXE_HEADER_op_shift 0
3614#define SDMA_PKT_COND_EXE_HEADER_OP(x) (((x) & SDMA_PKT_COND_EXE_HEADER_op_mask) << SDMA_PKT_COND_EXE_HEADER_op_shift)
3615
3616/*define for sub_op field*/
3617#define SDMA_PKT_COND_EXE_HEADER_sub_op_offset 0
3618#define SDMA_PKT_COND_EXE_HEADER_sub_op_mask 0x000000FF
3619#define SDMA_PKT_COND_EXE_HEADER_sub_op_shift 8
3620#define SDMA_PKT_COND_EXE_HEADER_SUB_OP(x) (((x) & SDMA_PKT_COND_EXE_HEADER_sub_op_mask) << SDMA_PKT_COND_EXE_HEADER_sub_op_shift)
3621
3622/*define for ADDR_LO word*/
3623/*define for addr_31_0 field*/
3624#define SDMA_PKT_COND_EXE_ADDR_LO_addr_31_0_offset 1
3625#define SDMA_PKT_COND_EXE_ADDR_LO_addr_31_0_mask 0xFFFFFFFF
3626#define SDMA_PKT_COND_EXE_ADDR_LO_addr_31_0_shift 0
3627#define SDMA_PKT_COND_EXE_ADDR_LO_ADDR_31_0(x) (((x) & SDMA_PKT_COND_EXE_ADDR_LO_addr_31_0_mask) << SDMA_PKT_COND_EXE_ADDR_LO_addr_31_0_shift)
3628
3629/*define for ADDR_HI word*/
3630/*define for addr_63_32 field*/
3631#define SDMA_PKT_COND_EXE_ADDR_HI_addr_63_32_offset 2
3632#define SDMA_PKT_COND_EXE_ADDR_HI_addr_63_32_mask 0xFFFFFFFF
3633#define SDMA_PKT_COND_EXE_ADDR_HI_addr_63_32_shift 0
3634#define SDMA_PKT_COND_EXE_ADDR_HI_ADDR_63_32(x) (((x) & SDMA_PKT_COND_EXE_ADDR_HI_addr_63_32_mask) << SDMA_PKT_COND_EXE_ADDR_HI_addr_63_32_shift)
3635
3636/*define for REFERENCE word*/
3637/*define for reference field*/
3638#define SDMA_PKT_COND_EXE_REFERENCE_reference_offset 3
3639#define SDMA_PKT_COND_EXE_REFERENCE_reference_mask 0xFFFFFFFF
3640#define SDMA_PKT_COND_EXE_REFERENCE_reference_shift 0
3641#define SDMA_PKT_COND_EXE_REFERENCE_REFERENCE(x) (((x) & SDMA_PKT_COND_EXE_REFERENCE_reference_mask) << SDMA_PKT_COND_EXE_REFERENCE_reference_shift)
3642
3643/*define for EXEC_COUNT word*/
3644/*define for exec_count field*/
3645#define SDMA_PKT_COND_EXE_EXEC_COUNT_exec_count_offset 4
3646#define SDMA_PKT_COND_EXE_EXEC_COUNT_exec_count_mask 0x00003FFF
3647#define SDMA_PKT_COND_EXE_EXEC_COUNT_exec_count_shift 0
3648#define SDMA_PKT_COND_EXE_EXEC_COUNT_EXEC_COUNT(x) (((x) & SDMA_PKT_COND_EXE_EXEC_COUNT_exec_count_mask) << SDMA_PKT_COND_EXE_EXEC_COUNT_exec_count_shift)
3649
3650
3651/*
3652** Definitions for SDMA_PKT_CONSTANT_FILL packet
3653*/
3654
3655/*define for HEADER word*/
3656/*define for op field*/
3657#define SDMA_PKT_CONSTANT_FILL_HEADER_op_offset 0
3658#define SDMA_PKT_CONSTANT_FILL_HEADER_op_mask 0x000000FF
3659#define SDMA_PKT_CONSTANT_FILL_HEADER_op_shift 0
3660#define SDMA_PKT_CONSTANT_FILL_HEADER_OP(x) (((x) & SDMA_PKT_CONSTANT_FILL_HEADER_op_mask) << SDMA_PKT_CONSTANT_FILL_HEADER_op_shift)
3661
3662/*define for sub_op field*/
3663#define SDMA_PKT_CONSTANT_FILL_HEADER_sub_op_offset 0
3664#define SDMA_PKT_CONSTANT_FILL_HEADER_sub_op_mask 0x000000FF
3665#define SDMA_PKT_CONSTANT_FILL_HEADER_sub_op_shift 8
3666#define SDMA_PKT_CONSTANT_FILL_HEADER_SUB_OP(x) (((x) & SDMA_PKT_CONSTANT_FILL_HEADER_sub_op_mask) << SDMA_PKT_CONSTANT_FILL_HEADER_sub_op_shift)
3667
3668/*define for sw field*/
3669#define SDMA_PKT_CONSTANT_FILL_HEADER_sw_offset 0
3670#define SDMA_PKT_CONSTANT_FILL_HEADER_sw_mask 0x00000003
3671#define SDMA_PKT_CONSTANT_FILL_HEADER_sw_shift 16
3672#define SDMA_PKT_CONSTANT_FILL_HEADER_SW(x) (((x) & SDMA_PKT_CONSTANT_FILL_HEADER_sw_mask) << SDMA_PKT_CONSTANT_FILL_HEADER_sw_shift)
3673
3674/*define for fillsize field*/
3675#define SDMA_PKT_CONSTANT_FILL_HEADER_fillsize_offset 0
3676#define SDMA_PKT_CONSTANT_FILL_HEADER_fillsize_mask 0x00000003
3677#define SDMA_PKT_CONSTANT_FILL_HEADER_fillsize_shift 30
3678#define SDMA_PKT_CONSTANT_FILL_HEADER_FILLSIZE(x) (((x) & SDMA_PKT_CONSTANT_FILL_HEADER_fillsize_mask) << SDMA_PKT_CONSTANT_FILL_HEADER_fillsize_shift)
3679
3680/*define for DST_ADDR_LO word*/
3681/*define for dst_addr_31_0 field*/
3682#define SDMA_PKT_CONSTANT_FILL_DST_ADDR_LO_dst_addr_31_0_offset 1
3683#define SDMA_PKT_CONSTANT_FILL_DST_ADDR_LO_dst_addr_31_0_mask 0xFFFFFFFF
3684#define SDMA_PKT_CONSTANT_FILL_DST_ADDR_LO_dst_addr_31_0_shift 0
3685#define SDMA_PKT_CONSTANT_FILL_DST_ADDR_LO_DST_ADDR_31_0(x) (((x) & SDMA_PKT_CONSTANT_FILL_DST_ADDR_LO_dst_addr_31_0_mask) << SDMA_PKT_CONSTANT_FILL_DST_ADDR_LO_dst_addr_31_0_shift)
3686
3687/*define for DST_ADDR_HI word*/
3688/*define for dst_addr_63_32 field*/
3689#define SDMA_PKT_CONSTANT_FILL_DST_ADDR_HI_dst_addr_63_32_offset 2
3690#define SDMA_PKT_CONSTANT_FILL_DST_ADDR_HI_dst_addr_63_32_mask 0xFFFFFFFF
3691#define SDMA_PKT_CONSTANT_FILL_DST_ADDR_HI_dst_addr_63_32_shift 0
3692#define SDMA_PKT_CONSTANT_FILL_DST_ADDR_HI_DST_ADDR_63_32(x) (((x) & SDMA_PKT_CONSTANT_FILL_DST_ADDR_HI_dst_addr_63_32_mask) << SDMA_PKT_CONSTANT_FILL_DST_ADDR_HI_dst_addr_63_32_shift)
3693
3694/*define for DATA word*/
3695/*define for src_data_31_0 field*/
3696#define SDMA_PKT_CONSTANT_FILL_DATA_src_data_31_0_offset 3
3697#define SDMA_PKT_CONSTANT_FILL_DATA_src_data_31_0_mask 0xFFFFFFFF
3698#define SDMA_PKT_CONSTANT_FILL_DATA_src_data_31_0_shift 0
3699#define SDMA_PKT_CONSTANT_FILL_DATA_SRC_DATA_31_0(x) (((x) & SDMA_PKT_CONSTANT_FILL_DATA_src_data_31_0_mask) << SDMA_PKT_CONSTANT_FILL_DATA_src_data_31_0_shift)
3700
3701/*define for COUNT word*/
3702/*define for count field*/
3703#define SDMA_PKT_CONSTANT_FILL_COUNT_count_offset 4
3704#define SDMA_PKT_CONSTANT_FILL_COUNT_count_mask 0x003FFFFF
3705#define SDMA_PKT_CONSTANT_FILL_COUNT_count_shift 0
3706#define SDMA_PKT_CONSTANT_FILL_COUNT_COUNT(x) (((x) & SDMA_PKT_CONSTANT_FILL_COUNT_count_mask) << SDMA_PKT_CONSTANT_FILL_COUNT_count_shift)
3707
3708
3709/*
3710** Definitions for SDMA_PKT_DATA_FILL_MULTI packet
3711*/
3712
3713/*define for HEADER word*/
3714/*define for op field*/
3715#define SDMA_PKT_DATA_FILL_MULTI_HEADER_op_offset 0
3716#define SDMA_PKT_DATA_FILL_MULTI_HEADER_op_mask 0x000000FF
3717#define SDMA_PKT_DATA_FILL_MULTI_HEADER_op_shift 0
3718#define SDMA_PKT_DATA_FILL_MULTI_HEADER_OP(x) (((x) & SDMA_PKT_DATA_FILL_MULTI_HEADER_op_mask) << SDMA_PKT_DATA_FILL_MULTI_HEADER_op_shift)
3719
3720/*define for sub_op field*/
3721#define SDMA_PKT_DATA_FILL_MULTI_HEADER_sub_op_offset 0
3722#define SDMA_PKT_DATA_FILL_MULTI_HEADER_sub_op_mask 0x000000FF
3723#define SDMA_PKT_DATA_FILL_MULTI_HEADER_sub_op_shift 8
3724#define SDMA_PKT_DATA_FILL_MULTI_HEADER_SUB_OP(x) (((x) & SDMA_PKT_DATA_FILL_MULTI_HEADER_sub_op_mask) << SDMA_PKT_DATA_FILL_MULTI_HEADER_sub_op_shift)
3725
3726/*define for memlog_clr field*/
3727#define SDMA_PKT_DATA_FILL_MULTI_HEADER_memlog_clr_offset 0
3728#define SDMA_PKT_DATA_FILL_MULTI_HEADER_memlog_clr_mask 0x00000001
3729#define SDMA_PKT_DATA_FILL_MULTI_HEADER_memlog_clr_shift 31
3730#define SDMA_PKT_DATA_FILL_MULTI_HEADER_MEMLOG_CLR(x) (((x) & SDMA_PKT_DATA_FILL_MULTI_HEADER_memlog_clr_mask) << SDMA_PKT_DATA_FILL_MULTI_HEADER_memlog_clr_shift)
3731
3732/*define for BYTE_STRIDE word*/
3733/*define for byte_stride field*/
3734#define SDMA_PKT_DATA_FILL_MULTI_BYTE_STRIDE_byte_stride_offset 1
3735#define SDMA_PKT_DATA_FILL_MULTI_BYTE_STRIDE_byte_stride_mask 0xFFFFFFFF
3736#define SDMA_PKT_DATA_FILL_MULTI_BYTE_STRIDE_byte_stride_shift 0
3737#define SDMA_PKT_DATA_FILL_MULTI_BYTE_STRIDE_BYTE_STRIDE(x) (((x) & SDMA_PKT_DATA_FILL_MULTI_BYTE_STRIDE_byte_stride_mask) << SDMA_PKT_DATA_FILL_MULTI_BYTE_STRIDE_byte_stride_shift)
3738
3739/*define for DMA_COUNT word*/
3740/*define for dma_count field*/
3741#define SDMA_PKT_DATA_FILL_MULTI_DMA_COUNT_dma_count_offset 2
3742#define SDMA_PKT_DATA_FILL_MULTI_DMA_COUNT_dma_count_mask 0xFFFFFFFF
3743#define SDMA_PKT_DATA_FILL_MULTI_DMA_COUNT_dma_count_shift 0
3744#define SDMA_PKT_DATA_FILL_MULTI_DMA_COUNT_DMA_COUNT(x) (((x) & SDMA_PKT_DATA_FILL_MULTI_DMA_COUNT_dma_count_mask) << SDMA_PKT_DATA_FILL_MULTI_DMA_COUNT_dma_count_shift)
3745
3746/*define for DST_ADDR_LO word*/
3747/*define for dst_addr_31_0 field*/
3748#define SDMA_PKT_DATA_FILL_MULTI_DST_ADDR_LO_dst_addr_31_0_offset 3
3749#define SDMA_PKT_DATA_FILL_MULTI_DST_ADDR_LO_dst_addr_31_0_mask 0xFFFFFFFF
3750#define SDMA_PKT_DATA_FILL_MULTI_DST_ADDR_LO_dst_addr_31_0_shift 0
3751#define SDMA_PKT_DATA_FILL_MULTI_DST_ADDR_LO_DST_ADDR_31_0(x) (((x) & SDMA_PKT_DATA_FILL_MULTI_DST_ADDR_LO_dst_addr_31_0_mask) << SDMA_PKT_DATA_FILL_MULTI_DST_ADDR_LO_dst_addr_31_0_shift)
3752
3753/*define for DST_ADDR_HI word*/
3754/*define for dst_addr_63_32 field*/
3755#define SDMA_PKT_DATA_FILL_MULTI_DST_ADDR_HI_dst_addr_63_32_offset 4
3756#define SDMA_PKT_DATA_FILL_MULTI_DST_ADDR_HI_dst_addr_63_32_mask 0xFFFFFFFF
3757#define SDMA_PKT_DATA_FILL_MULTI_DST_ADDR_HI_dst_addr_63_32_shift 0
3758#define SDMA_PKT_DATA_FILL_MULTI_DST_ADDR_HI_DST_ADDR_63_32(x) (((x) & SDMA_PKT_DATA_FILL_MULTI_DST_ADDR_HI_dst_addr_63_32_mask) << SDMA_PKT_DATA_FILL_MULTI_DST_ADDR_HI_dst_addr_63_32_shift)
3759
3760/*define for BYTE_COUNT word*/
3761/*define for count field*/
3762#define SDMA_PKT_DATA_FILL_MULTI_BYTE_COUNT_count_offset 5
3763#define SDMA_PKT_DATA_FILL_MULTI_BYTE_COUNT_count_mask 0x03FFFFFF
3764#define SDMA_PKT_DATA_FILL_MULTI_BYTE_COUNT_count_shift 0
3765#define SDMA_PKT_DATA_FILL_MULTI_BYTE_COUNT_COUNT(x) (((x) & SDMA_PKT_DATA_FILL_MULTI_BYTE_COUNT_count_mask) << SDMA_PKT_DATA_FILL_MULTI_BYTE_COUNT_count_shift)
3766
3767
3768/*
3769** Definitions for SDMA_PKT_POLL_REGMEM packet
3770*/
3771
3772/*define for HEADER word*/
3773/*define for op field*/
3774#define SDMA_PKT_POLL_REGMEM_HEADER_op_offset 0
3775#define SDMA_PKT_POLL_REGMEM_HEADER_op_mask 0x000000FF
3776#define SDMA_PKT_POLL_REGMEM_HEADER_op_shift 0
3777#define SDMA_PKT_POLL_REGMEM_HEADER_OP(x) (((x) & SDMA_PKT_POLL_REGMEM_HEADER_op_mask) << SDMA_PKT_POLL_REGMEM_HEADER_op_shift)
3778
3779/*define for sub_op field*/
3780#define SDMA_PKT_POLL_REGMEM_HEADER_sub_op_offset 0
3781#define SDMA_PKT_POLL_REGMEM_HEADER_sub_op_mask 0x000000FF
3782#define SDMA_PKT_POLL_REGMEM_HEADER_sub_op_shift 8
3783#define SDMA_PKT_POLL_REGMEM_HEADER_SUB_OP(x) (((x) & SDMA_PKT_POLL_REGMEM_HEADER_sub_op_mask) << SDMA_PKT_POLL_REGMEM_HEADER_sub_op_shift)
3784
3785/*define for hdp_flush field*/
3786#define SDMA_PKT_POLL_REGMEM_HEADER_hdp_flush_offset 0
3787#define SDMA_PKT_POLL_REGMEM_HEADER_hdp_flush_mask 0x00000001
3788#define SDMA_PKT_POLL_REGMEM_HEADER_hdp_flush_shift 26
3789#define SDMA_PKT_POLL_REGMEM_HEADER_HDP_FLUSH(x) (((x) & SDMA_PKT_POLL_REGMEM_HEADER_hdp_flush_mask) << SDMA_PKT_POLL_REGMEM_HEADER_hdp_flush_shift)
3790
3791/*define for func field*/
3792#define SDMA_PKT_POLL_REGMEM_HEADER_func_offset 0
3793#define SDMA_PKT_POLL_REGMEM_HEADER_func_mask 0x00000007
3794#define SDMA_PKT_POLL_REGMEM_HEADER_func_shift 28
3795#define SDMA_PKT_POLL_REGMEM_HEADER_FUNC(x) (((x) & SDMA_PKT_POLL_REGMEM_HEADER_func_mask) << SDMA_PKT_POLL_REGMEM_HEADER_func_shift)
3796
3797/*define for mem_poll field*/
3798#define SDMA_PKT_POLL_REGMEM_HEADER_mem_poll_offset 0
3799#define SDMA_PKT_POLL_REGMEM_HEADER_mem_poll_mask 0x00000001
3800#define SDMA_PKT_POLL_REGMEM_HEADER_mem_poll_shift 31
3801#define SDMA_PKT_POLL_REGMEM_HEADER_MEM_POLL(x) (((x) & SDMA_PKT_POLL_REGMEM_HEADER_mem_poll_mask) << SDMA_PKT_POLL_REGMEM_HEADER_mem_poll_shift)
3802
3803/*define for ADDR_LO word*/
3804/*define for addr_31_0 field*/
3805#define SDMA_PKT_POLL_REGMEM_ADDR_LO_addr_31_0_offset 1
3806#define SDMA_PKT_POLL_REGMEM_ADDR_LO_addr_31_0_mask 0xFFFFFFFF
3807#define SDMA_PKT_POLL_REGMEM_ADDR_LO_addr_31_0_shift 0
3808#define SDMA_PKT_POLL_REGMEM_ADDR_LO_ADDR_31_0(x) (((x) & SDMA_PKT_POLL_REGMEM_ADDR_LO_addr_31_0_mask) << SDMA_PKT_POLL_REGMEM_ADDR_LO_addr_31_0_shift)
3809
3810/*define for ADDR_HI word*/
3811/*define for addr_63_32 field*/
3812#define SDMA_PKT_POLL_REGMEM_ADDR_HI_addr_63_32_offset 2
3813#define SDMA_PKT_POLL_REGMEM_ADDR_HI_addr_63_32_mask 0xFFFFFFFF
3814#define SDMA_PKT_POLL_REGMEM_ADDR_HI_addr_63_32_shift 0
3815#define SDMA_PKT_POLL_REGMEM_ADDR_HI_ADDR_63_32(x) (((x) & SDMA_PKT_POLL_REGMEM_ADDR_HI_addr_63_32_mask) << SDMA_PKT_POLL_REGMEM_ADDR_HI_addr_63_32_shift)
3816
3817/*define for VALUE word*/
3818/*define for value field*/
3819#define SDMA_PKT_POLL_REGMEM_VALUE_value_offset 3
3820#define SDMA_PKT_POLL_REGMEM_VALUE_value_mask 0xFFFFFFFF
3821#define SDMA_PKT_POLL_REGMEM_VALUE_value_shift 0
3822#define SDMA_PKT_POLL_REGMEM_VALUE_VALUE(x) (((x) & SDMA_PKT_POLL_REGMEM_VALUE_value_mask) << SDMA_PKT_POLL_REGMEM_VALUE_value_shift)
3823
3824/*define for MASK word*/
3825/*define for mask field*/
3826#define SDMA_PKT_POLL_REGMEM_MASK_mask_offset 4
3827#define SDMA_PKT_POLL_REGMEM_MASK_mask_mask 0xFFFFFFFF
3828#define SDMA_PKT_POLL_REGMEM_MASK_mask_shift 0
3829#define SDMA_PKT_POLL_REGMEM_MASK_MASK(x) (((x) & SDMA_PKT_POLL_REGMEM_MASK_mask_mask) << SDMA_PKT_POLL_REGMEM_MASK_mask_shift)
3830
3831/*define for DW5 word*/
3832/*define for interval field*/
3833#define SDMA_PKT_POLL_REGMEM_DW5_interval_offset 5
3834#define SDMA_PKT_POLL_REGMEM_DW5_interval_mask 0x0000FFFF
3835#define SDMA_PKT_POLL_REGMEM_DW5_interval_shift 0
3836#define SDMA_PKT_POLL_REGMEM_DW5_INTERVAL(x) (((x) & SDMA_PKT_POLL_REGMEM_DW5_interval_mask) << SDMA_PKT_POLL_REGMEM_DW5_interval_shift)
3837
3838/*define for retry_count field*/
3839#define SDMA_PKT_POLL_REGMEM_DW5_retry_count_offset 5
3840#define SDMA_PKT_POLL_REGMEM_DW5_retry_count_mask 0x00000FFF
3841#define SDMA_PKT_POLL_REGMEM_DW5_retry_count_shift 16
3842#define SDMA_PKT_POLL_REGMEM_DW5_RETRY_COUNT(x) (((x) & SDMA_PKT_POLL_REGMEM_DW5_retry_count_mask) << SDMA_PKT_POLL_REGMEM_DW5_retry_count_shift)
3843
3844
3845/*
3846** Definitions for SDMA_PKT_POLL_REG_WRITE_MEM packet
3847*/
3848
3849/*define for HEADER word*/
3850/*define for op field*/
3851#define SDMA_PKT_POLL_REG_WRITE_MEM_HEADER_op_offset 0
3852#define SDMA_PKT_POLL_REG_WRITE_MEM_HEADER_op_mask 0x000000FF
3853#define SDMA_PKT_POLL_REG_WRITE_MEM_HEADER_op_shift 0
3854#define SDMA_PKT_POLL_REG_WRITE_MEM_HEADER_OP(x) (((x) & SDMA_PKT_POLL_REG_WRITE_MEM_HEADER_op_mask) << SDMA_PKT_POLL_REG_WRITE_MEM_HEADER_op_shift)
3855
3856/*define for sub_op field*/
3857#define SDMA_PKT_POLL_REG_WRITE_MEM_HEADER_sub_op_offset 0
3858#define SDMA_PKT_POLL_REG_WRITE_MEM_HEADER_sub_op_mask 0x000000FF
3859#define SDMA_PKT_POLL_REG_WRITE_MEM_HEADER_sub_op_shift 8
3860#define SDMA_PKT_POLL_REG_WRITE_MEM_HEADER_SUB_OP(x) (((x) & SDMA_PKT_POLL_REG_WRITE_MEM_HEADER_sub_op_mask) << SDMA_PKT_POLL_REG_WRITE_MEM_HEADER_sub_op_shift)
3861
3862/*define for SRC_ADDR word*/
3863/*define for addr_31_2 field*/
3864#define SDMA_PKT_POLL_REG_WRITE_MEM_SRC_ADDR_addr_31_2_offset 1
3865#define SDMA_PKT_POLL_REG_WRITE_MEM_SRC_ADDR_addr_31_2_mask 0x3FFFFFFF
3866#define SDMA_PKT_POLL_REG_WRITE_MEM_SRC_ADDR_addr_31_2_shift 2
3867#define SDMA_PKT_POLL_REG_WRITE_MEM_SRC_ADDR_ADDR_31_2(x) (((x) & SDMA_PKT_POLL_REG_WRITE_MEM_SRC_ADDR_addr_31_2_mask) << SDMA_PKT_POLL_REG_WRITE_MEM_SRC_ADDR_addr_31_2_shift)
3868
3869/*define for DST_ADDR_LO word*/
3870/*define for addr_31_0 field*/
3871#define SDMA_PKT_POLL_REG_WRITE_MEM_DST_ADDR_LO_addr_31_0_offset 2
3872#define SDMA_PKT_POLL_REG_WRITE_MEM_DST_ADDR_LO_addr_31_0_mask 0xFFFFFFFF
3873#define SDMA_PKT_POLL_REG_WRITE_MEM_DST_ADDR_LO_addr_31_0_shift 0
3874#define SDMA_PKT_POLL_REG_WRITE_MEM_DST_ADDR_LO_ADDR_31_0(x) (((x) & SDMA_PKT_POLL_REG_WRITE_MEM_DST_ADDR_LO_addr_31_0_mask) << SDMA_PKT_POLL_REG_WRITE_MEM_DST_ADDR_LO_addr_31_0_shift)
3875
3876/*define for DST_ADDR_HI word*/
3877/*define for addr_63_32 field*/
3878#define SDMA_PKT_POLL_REG_WRITE_MEM_DST_ADDR_HI_addr_63_32_offset 3
3879#define SDMA_PKT_POLL_REG_WRITE_MEM_DST_ADDR_HI_addr_63_32_mask 0xFFFFFFFF
3880#define SDMA_PKT_POLL_REG_WRITE_MEM_DST_ADDR_HI_addr_63_32_shift 0
3881#define SDMA_PKT_POLL_REG_WRITE_MEM_DST_ADDR_HI_ADDR_63_32(x) (((x) & SDMA_PKT_POLL_REG_WRITE_MEM_DST_ADDR_HI_addr_63_32_mask) << SDMA_PKT_POLL_REG_WRITE_MEM_DST_ADDR_HI_addr_63_32_shift)
3882
3883
3884/*
3885** Definitions for SDMA_PKT_POLL_DBIT_WRITE_MEM packet
3886*/
3887
3888/*define for HEADER word*/
3889/*define for op field*/
3890#define SDMA_PKT_POLL_DBIT_WRITE_MEM_HEADER_op_offset 0
3891#define SDMA_PKT_POLL_DBIT_WRITE_MEM_HEADER_op_mask 0x000000FF
3892#define SDMA_PKT_POLL_DBIT_WRITE_MEM_HEADER_op_shift 0
3893#define SDMA_PKT_POLL_DBIT_WRITE_MEM_HEADER_OP(x) (((x) & SDMA_PKT_POLL_DBIT_WRITE_MEM_HEADER_op_mask) << SDMA_PKT_POLL_DBIT_WRITE_MEM_HEADER_op_shift)
3894
3895/*define for sub_op field*/
3896#define SDMA_PKT_POLL_DBIT_WRITE_MEM_HEADER_sub_op_offset 0
3897#define SDMA_PKT_POLL_DBIT_WRITE_MEM_HEADER_sub_op_mask 0x000000FF
3898#define SDMA_PKT_POLL_DBIT_WRITE_MEM_HEADER_sub_op_shift 8
3899#define SDMA_PKT_POLL_DBIT_WRITE_MEM_HEADER_SUB_OP(x) (((x) & SDMA_PKT_POLL_DBIT_WRITE_MEM_HEADER_sub_op_mask) << SDMA_PKT_POLL_DBIT_WRITE_MEM_HEADER_sub_op_shift)
3900
3901/*define for ea field*/
3902#define SDMA_PKT_POLL_DBIT_WRITE_MEM_HEADER_ea_offset 0
3903#define SDMA_PKT_POLL_DBIT_WRITE_MEM_HEADER_ea_mask 0x00000003
3904#define SDMA_PKT_POLL_DBIT_WRITE_MEM_HEADER_ea_shift 16
3905#define SDMA_PKT_POLL_DBIT_WRITE_MEM_HEADER_EA(x) (((x) & SDMA_PKT_POLL_DBIT_WRITE_MEM_HEADER_ea_mask) << SDMA_PKT_POLL_DBIT_WRITE_MEM_HEADER_ea_shift)
3906
3907/*define for DST_ADDR_LO word*/
3908/*define for addr_31_0 field*/
3909#define SDMA_PKT_POLL_DBIT_WRITE_MEM_DST_ADDR_LO_addr_31_0_offset 1
3910#define SDMA_PKT_POLL_DBIT_WRITE_MEM_DST_ADDR_LO_addr_31_0_mask 0xFFFFFFFF
3911#define SDMA_PKT_POLL_DBIT_WRITE_MEM_DST_ADDR_LO_addr_31_0_shift 0
3912#define SDMA_PKT_POLL_DBIT_WRITE_MEM_DST_ADDR_LO_ADDR_31_0(x) (((x) & SDMA_PKT_POLL_DBIT_WRITE_MEM_DST_ADDR_LO_addr_31_0_mask) << SDMA_PKT_POLL_DBIT_WRITE_MEM_DST_ADDR_LO_addr_31_0_shift)
3913
3914/*define for DST_ADDR_HI word*/
3915/*define for addr_63_32 field*/
3916#define SDMA_PKT_POLL_DBIT_WRITE_MEM_DST_ADDR_HI_addr_63_32_offset 2
3917#define SDMA_PKT_POLL_DBIT_WRITE_MEM_DST_ADDR_HI_addr_63_32_mask 0xFFFFFFFF
3918#define SDMA_PKT_POLL_DBIT_WRITE_MEM_DST_ADDR_HI_addr_63_32_shift 0
3919#define SDMA_PKT_POLL_DBIT_WRITE_MEM_DST_ADDR_HI_ADDR_63_32(x) (((x) & SDMA_PKT_POLL_DBIT_WRITE_MEM_DST_ADDR_HI_addr_63_32_mask) << SDMA_PKT_POLL_DBIT_WRITE_MEM_DST_ADDR_HI_addr_63_32_shift)
3920
3921/*define for START_PAGE word*/
3922/*define for addr_31_4 field*/
3923#define SDMA_PKT_POLL_DBIT_WRITE_MEM_START_PAGE_addr_31_4_offset 3
3924#define SDMA_PKT_POLL_DBIT_WRITE_MEM_START_PAGE_addr_31_4_mask 0x0FFFFFFF
3925#define SDMA_PKT_POLL_DBIT_WRITE_MEM_START_PAGE_addr_31_4_shift 4
3926#define SDMA_PKT_POLL_DBIT_WRITE_MEM_START_PAGE_ADDR_31_4(x) (((x) & SDMA_PKT_POLL_DBIT_WRITE_MEM_START_PAGE_addr_31_4_mask) << SDMA_PKT_POLL_DBIT_WRITE_MEM_START_PAGE_addr_31_4_shift)
3927
3928/*define for PAGE_NUM word*/
3929/*define for page_num_31_0 field*/
3930#define SDMA_PKT_POLL_DBIT_WRITE_MEM_PAGE_NUM_page_num_31_0_offset 4
3931#define SDMA_PKT_POLL_DBIT_WRITE_MEM_PAGE_NUM_page_num_31_0_mask 0xFFFFFFFF
3932#define SDMA_PKT_POLL_DBIT_WRITE_MEM_PAGE_NUM_page_num_31_0_shift 0
3933#define SDMA_PKT_POLL_DBIT_WRITE_MEM_PAGE_NUM_PAGE_NUM_31_0(x) (((x) & SDMA_PKT_POLL_DBIT_WRITE_MEM_PAGE_NUM_page_num_31_0_mask) << SDMA_PKT_POLL_DBIT_WRITE_MEM_PAGE_NUM_page_num_31_0_shift)
3934
3935
3936/*
3937** Definitions for SDMA_PKT_POLL_MEM_VERIFY packet
3938*/
3939
3940/*define for HEADER word*/
3941/*define for op field*/
3942#define SDMA_PKT_POLL_MEM_VERIFY_HEADER_op_offset 0
3943#define SDMA_PKT_POLL_MEM_VERIFY_HEADER_op_mask 0x000000FF
3944#define SDMA_PKT_POLL_MEM_VERIFY_HEADER_op_shift 0
3945#define SDMA_PKT_POLL_MEM_VERIFY_HEADER_OP(x) (((x) & SDMA_PKT_POLL_MEM_VERIFY_HEADER_op_mask) << SDMA_PKT_POLL_MEM_VERIFY_HEADER_op_shift)
3946
3947/*define for sub_op field*/
3948#define SDMA_PKT_POLL_MEM_VERIFY_HEADER_sub_op_offset 0
3949#define SDMA_PKT_POLL_MEM_VERIFY_HEADER_sub_op_mask 0x000000FF
3950#define SDMA_PKT_POLL_MEM_VERIFY_HEADER_sub_op_shift 8
3951#define SDMA_PKT_POLL_MEM_VERIFY_HEADER_SUB_OP(x) (((x) & SDMA_PKT_POLL_MEM_VERIFY_HEADER_sub_op_mask) << SDMA_PKT_POLL_MEM_VERIFY_HEADER_sub_op_shift)
3952
3953/*define for mode field*/
3954#define SDMA_PKT_POLL_MEM_VERIFY_HEADER_mode_offset 0
3955#define SDMA_PKT_POLL_MEM_VERIFY_HEADER_mode_mask 0x00000001
3956#define SDMA_PKT_POLL_MEM_VERIFY_HEADER_mode_shift 31
3957#define SDMA_PKT_POLL_MEM_VERIFY_HEADER_MODE(x) (((x) & SDMA_PKT_POLL_MEM_VERIFY_HEADER_mode_mask) << SDMA_PKT_POLL_MEM_VERIFY_HEADER_mode_shift)
3958
3959/*define for PATTERN word*/
3960/*define for pattern field*/
3961#define SDMA_PKT_POLL_MEM_VERIFY_PATTERN_pattern_offset 1
3962#define SDMA_PKT_POLL_MEM_VERIFY_PATTERN_pattern_mask 0xFFFFFFFF
3963#define SDMA_PKT_POLL_MEM_VERIFY_PATTERN_pattern_shift 0
3964#define SDMA_PKT_POLL_MEM_VERIFY_PATTERN_PATTERN(x) (((x) & SDMA_PKT_POLL_MEM_VERIFY_PATTERN_pattern_mask) << SDMA_PKT_POLL_MEM_VERIFY_PATTERN_pattern_shift)
3965
3966/*define for CMP0_ADDR_START_LO word*/
3967/*define for cmp0_start_31_0 field*/
3968#define SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_START_LO_cmp0_start_31_0_offset 2
3969#define SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_START_LO_cmp0_start_31_0_mask 0xFFFFFFFF
3970#define SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_START_LO_cmp0_start_31_0_shift 0
3971#define SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_START_LO_CMP0_START_31_0(x) (((x) & SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_START_LO_cmp0_start_31_0_mask) << SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_START_LO_cmp0_start_31_0_shift)
3972
3973/*define for CMP0_ADDR_START_HI word*/
3974/*define for cmp0_start_63_32 field*/
3975#define SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_START_HI_cmp0_start_63_32_offset 3
3976#define SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_START_HI_cmp0_start_63_32_mask 0xFFFFFFFF
3977#define SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_START_HI_cmp0_start_63_32_shift 0
3978#define SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_START_HI_CMP0_START_63_32(x) (((x) & SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_START_HI_cmp0_start_63_32_mask) << SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_START_HI_cmp0_start_63_32_shift)
3979
3980/*define for CMP0_ADDR_END_LO word*/
3981/*define for cmp1_end_31_0 field*/
3982#define SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_END_LO_cmp1_end_31_0_offset 4
3983#define SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_END_LO_cmp1_end_31_0_mask 0xFFFFFFFF
3984#define SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_END_LO_cmp1_end_31_0_shift 0
3985#define SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_END_LO_CMP1_END_31_0(x) (((x) & SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_END_LO_cmp1_end_31_0_mask) << SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_END_LO_cmp1_end_31_0_shift)
3986
3987/*define for CMP0_ADDR_END_HI word*/
3988/*define for cmp1_end_63_32 field*/
3989#define SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_END_HI_cmp1_end_63_32_offset 5
3990#define SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_END_HI_cmp1_end_63_32_mask 0xFFFFFFFF
3991#define SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_END_HI_cmp1_end_63_32_shift 0
3992#define SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_END_HI_CMP1_END_63_32(x) (((x) & SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_END_HI_cmp1_end_63_32_mask) << SDMA_PKT_POLL_MEM_VERIFY_CMP0_ADDR_END_HI_cmp1_end_63_32_shift)
3993
3994/*define for CMP1_ADDR_START_LO word*/
3995/*define for cmp1_start_31_0 field*/
3996#define SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_START_LO_cmp1_start_31_0_offset 6
3997#define SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_START_LO_cmp1_start_31_0_mask 0xFFFFFFFF
3998#define SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_START_LO_cmp1_start_31_0_shift 0
3999#define SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_START_LO_CMP1_START_31_0(x) (((x) & SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_START_LO_cmp1_start_31_0_mask) << SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_START_LO_cmp1_start_31_0_shift)
4000
4001/*define for CMP1_ADDR_START_HI word*/
4002/*define for cmp1_start_63_32 field*/
4003#define SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_START_HI_cmp1_start_63_32_offset 7
4004#define SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_START_HI_cmp1_start_63_32_mask 0xFFFFFFFF
4005#define SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_START_HI_cmp1_start_63_32_shift 0
4006#define SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_START_HI_CMP1_START_63_32(x) (((x) & SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_START_HI_cmp1_start_63_32_mask) << SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_START_HI_cmp1_start_63_32_shift)
4007
4008/*define for CMP1_ADDR_END_LO word*/
4009/*define for cmp1_end_31_0 field*/
4010#define SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_END_LO_cmp1_end_31_0_offset 8
4011#define SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_END_LO_cmp1_end_31_0_mask 0xFFFFFFFF
4012#define SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_END_LO_cmp1_end_31_0_shift 0
4013#define SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_END_LO_CMP1_END_31_0(x) (((x) & SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_END_LO_cmp1_end_31_0_mask) << SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_END_LO_cmp1_end_31_0_shift)
4014
4015/*define for CMP1_ADDR_END_HI word*/
4016/*define for cmp1_end_63_32 field*/
4017#define SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_END_HI_cmp1_end_63_32_offset 9
4018#define SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_END_HI_cmp1_end_63_32_mask 0xFFFFFFFF
4019#define SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_END_HI_cmp1_end_63_32_shift 0
4020#define SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_END_HI_CMP1_END_63_32(x) (((x) & SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_END_HI_cmp1_end_63_32_mask) << SDMA_PKT_POLL_MEM_VERIFY_CMP1_ADDR_END_HI_cmp1_end_63_32_shift)
4021
4022/*define for REC_ADDR_LO word*/
4023/*define for rec_31_0 field*/
4024#define SDMA_PKT_POLL_MEM_VERIFY_REC_ADDR_LO_rec_31_0_offset 10
4025#define SDMA_PKT_POLL_MEM_VERIFY_REC_ADDR_LO_rec_31_0_mask 0xFFFFFFFF
4026#define SDMA_PKT_POLL_MEM_VERIFY_REC_ADDR_LO_rec_31_0_shift 0
4027#define SDMA_PKT_POLL_MEM_VERIFY_REC_ADDR_LO_REC_31_0(x) (((x) & SDMA_PKT_POLL_MEM_VERIFY_REC_ADDR_LO_rec_31_0_mask) << SDMA_PKT_POLL_MEM_VERIFY_REC_ADDR_LO_rec_31_0_shift)
4028
4029/*define for REC_ADDR_HI word*/
4030/*define for rec_63_32 field*/
4031#define SDMA_PKT_POLL_MEM_VERIFY_REC_ADDR_HI_rec_63_32_offset 11
4032#define SDMA_PKT_POLL_MEM_VERIFY_REC_ADDR_HI_rec_63_32_mask 0xFFFFFFFF
4033#define SDMA_PKT_POLL_MEM_VERIFY_REC_ADDR_HI_rec_63_32_shift 0
4034#define SDMA_PKT_POLL_MEM_VERIFY_REC_ADDR_HI_REC_63_32(x) (((x) & SDMA_PKT_POLL_MEM_VERIFY_REC_ADDR_HI_rec_63_32_mask) << SDMA_PKT_POLL_MEM_VERIFY_REC_ADDR_HI_rec_63_32_shift)
4035
4036/*define for RESERVED word*/
4037/*define for reserved field*/
4038#define SDMA_PKT_POLL_MEM_VERIFY_RESERVED_reserved_offset 12
4039#define SDMA_PKT_POLL_MEM_VERIFY_RESERVED_reserved_mask 0xFFFFFFFF
4040#define SDMA_PKT_POLL_MEM_VERIFY_RESERVED_reserved_shift 0
4041#define SDMA_PKT_POLL_MEM_VERIFY_RESERVED_RESERVED(x) (((x) & SDMA_PKT_POLL_MEM_VERIFY_RESERVED_reserved_mask) << SDMA_PKT_POLL_MEM_VERIFY_RESERVED_reserved_shift)
4042
4043
4044/*
4045** Definitions for SDMA_PKT_VM_INVALIDATION packet
4046*/
4047
4048/*define for HEADER word*/
4049/*define for op field*/
4050#define SDMA_PKT_VM_INVALIDATION_HEADER_op_offset 0
4051#define SDMA_PKT_VM_INVALIDATION_HEADER_op_mask 0x000000FF
4052#define SDMA_PKT_VM_INVALIDATION_HEADER_op_shift 0
4053#define SDMA_PKT_VM_INVALIDATION_HEADER_OP(x) (((x) & SDMA_PKT_VM_INVALIDATION_HEADER_op_mask) << SDMA_PKT_VM_INVALIDATION_HEADER_op_shift)
4054
4055/*define for sub_op field*/
4056#define SDMA_PKT_VM_INVALIDATION_HEADER_sub_op_offset 0
4057#define SDMA_PKT_VM_INVALIDATION_HEADER_sub_op_mask 0x000000FF
4058#define SDMA_PKT_VM_INVALIDATION_HEADER_sub_op_shift 8
4059#define SDMA_PKT_VM_INVALIDATION_HEADER_SUB_OP(x) (((x) & SDMA_PKT_VM_INVALIDATION_HEADER_sub_op_mask) << SDMA_PKT_VM_INVALIDATION_HEADER_sub_op_shift)
4060
4061/*define for gfx_eng_id field*/
4062#define SDMA_PKT_VM_INVALIDATION_HEADER_gfx_eng_id_offset 0
4063#define SDMA_PKT_VM_INVALIDATION_HEADER_gfx_eng_id_mask 0x0000001F
4064#define SDMA_PKT_VM_INVALIDATION_HEADER_gfx_eng_id_shift 16
4065#define SDMA_PKT_VM_INVALIDATION_HEADER_GFX_ENG_ID(x) (((x) & SDMA_PKT_VM_INVALIDATION_HEADER_gfx_eng_id_mask) << SDMA_PKT_VM_INVALIDATION_HEADER_gfx_eng_id_shift)
4066
4067/*define for mm_eng_id field*/
4068#define SDMA_PKT_VM_INVALIDATION_HEADER_mm_eng_id_offset 0
4069#define SDMA_PKT_VM_INVALIDATION_HEADER_mm_eng_id_mask 0x0000001F
4070#define SDMA_PKT_VM_INVALIDATION_HEADER_mm_eng_id_shift 24
4071#define SDMA_PKT_VM_INVALIDATION_HEADER_MM_ENG_ID(x) (((x) & SDMA_PKT_VM_INVALIDATION_HEADER_mm_eng_id_mask) << SDMA_PKT_VM_INVALIDATION_HEADER_mm_eng_id_shift)
4072
4073/*define for INVALIDATEREQ word*/
4074/*define for invalidatereq field*/
4075#define SDMA_PKT_VM_INVALIDATION_INVALIDATEREQ_invalidatereq_offset 1
4076#define SDMA_PKT_VM_INVALIDATION_INVALIDATEREQ_invalidatereq_mask 0xFFFFFFFF
4077#define SDMA_PKT_VM_INVALIDATION_INVALIDATEREQ_invalidatereq_shift 0
4078#define SDMA_PKT_VM_INVALIDATION_INVALIDATEREQ_INVALIDATEREQ(x) (((x) & SDMA_PKT_VM_INVALIDATION_INVALIDATEREQ_invalidatereq_mask) << SDMA_PKT_VM_INVALIDATION_INVALIDATEREQ_invalidatereq_shift)
4079
4080/*define for ADDRESSRANGELO word*/
4081/*define for addressrangelo field*/
4082#define SDMA_PKT_VM_INVALIDATION_ADDRESSRANGELO_addressrangelo_offset 2
4083#define SDMA_PKT_VM_INVALIDATION_ADDRESSRANGELO_addressrangelo_mask 0xFFFFFFFF
4084#define SDMA_PKT_VM_INVALIDATION_ADDRESSRANGELO_addressrangelo_shift 0
4085#define SDMA_PKT_VM_INVALIDATION_ADDRESSRANGELO_ADDRESSRANGELO(x) (((x) & SDMA_PKT_VM_INVALIDATION_ADDRESSRANGELO_addressrangelo_mask) << SDMA_PKT_VM_INVALIDATION_ADDRESSRANGELO_addressrangelo_shift)
4086
4087/*define for ADDRESSRANGEHI word*/
4088/*define for invalidateack field*/
4089#define SDMA_PKT_VM_INVALIDATION_ADDRESSRANGEHI_invalidateack_offset 3
4090#define SDMA_PKT_VM_INVALIDATION_ADDRESSRANGEHI_invalidateack_mask 0x0000FFFF
4091#define SDMA_PKT_VM_INVALIDATION_ADDRESSRANGEHI_invalidateack_shift 0
4092#define SDMA_PKT_VM_INVALIDATION_ADDRESSRANGEHI_INVALIDATEACK(x) (((x) & SDMA_PKT_VM_INVALIDATION_ADDRESSRANGEHI_invalidateack_mask) << SDMA_PKT_VM_INVALIDATION_ADDRESSRANGEHI_invalidateack_shift)
4093
4094/*define for addressrangehi field*/
4095#define SDMA_PKT_VM_INVALIDATION_ADDRESSRANGEHI_addressrangehi_offset 3
4096#define SDMA_PKT_VM_INVALIDATION_ADDRESSRANGEHI_addressrangehi_mask 0x0000001F
4097#define SDMA_PKT_VM_INVALIDATION_ADDRESSRANGEHI_addressrangehi_shift 16
4098#define SDMA_PKT_VM_INVALIDATION_ADDRESSRANGEHI_ADDRESSRANGEHI(x) (((x) & SDMA_PKT_VM_INVALIDATION_ADDRESSRANGEHI_addressrangehi_mask) << SDMA_PKT_VM_INVALIDATION_ADDRESSRANGEHI_addressrangehi_shift)
4099
4100/*define for reserved field*/
4101#define SDMA_PKT_VM_INVALIDATION_ADDRESSRANGEHI_reserved_offset 3
4102#define SDMA_PKT_VM_INVALIDATION_ADDRESSRANGEHI_reserved_mask 0x000001FF
4103#define SDMA_PKT_VM_INVALIDATION_ADDRESSRANGEHI_reserved_shift 23
4104#define SDMA_PKT_VM_INVALIDATION_ADDRESSRANGEHI_RESERVED(x) (((x) & SDMA_PKT_VM_INVALIDATION_ADDRESSRANGEHI_reserved_mask) << SDMA_PKT_VM_INVALIDATION_ADDRESSRANGEHI_reserved_shift)
4105
4106
4107/*
4108** Definitions for SDMA_PKT_ATOMIC packet
4109*/
4110
4111/*define for HEADER word*/
4112/*define for op field*/
4113#define SDMA_PKT_ATOMIC_HEADER_op_offset 0
4114#define SDMA_PKT_ATOMIC_HEADER_op_mask 0x000000FF
4115#define SDMA_PKT_ATOMIC_HEADER_op_shift 0
4116#define SDMA_PKT_ATOMIC_HEADER_OP(x) (((x) & SDMA_PKT_ATOMIC_HEADER_op_mask) << SDMA_PKT_ATOMIC_HEADER_op_shift)
4117
4118/*define for loop field*/
4119#define SDMA_PKT_ATOMIC_HEADER_loop_offset 0
4120#define SDMA_PKT_ATOMIC_HEADER_loop_mask 0x00000001
4121#define SDMA_PKT_ATOMIC_HEADER_loop_shift 16
4122#define SDMA_PKT_ATOMIC_HEADER_LOOP(x) (((x) & SDMA_PKT_ATOMIC_HEADER_loop_mask) << SDMA_PKT_ATOMIC_HEADER_loop_shift)
4123
4124/*define for tmz field*/
4125#define SDMA_PKT_ATOMIC_HEADER_tmz_offset 0
4126#define SDMA_PKT_ATOMIC_HEADER_tmz_mask 0x00000001
4127#define SDMA_PKT_ATOMIC_HEADER_tmz_shift 18
4128#define SDMA_PKT_ATOMIC_HEADER_TMZ(x) (((x) & SDMA_PKT_ATOMIC_HEADER_tmz_mask) << SDMA_PKT_ATOMIC_HEADER_tmz_shift)
4129
4130/*define for atomic_op field*/
4131#define SDMA_PKT_ATOMIC_HEADER_atomic_op_offset 0
4132#define SDMA_PKT_ATOMIC_HEADER_atomic_op_mask 0x0000007F
4133#define SDMA_PKT_ATOMIC_HEADER_atomic_op_shift 25
4134#define SDMA_PKT_ATOMIC_HEADER_ATOMIC_OP(x) (((x) & SDMA_PKT_ATOMIC_HEADER_atomic_op_mask) << SDMA_PKT_ATOMIC_HEADER_atomic_op_shift)
4135
4136/*define for ADDR_LO word*/
4137/*define for addr_31_0 field*/
4138#define SDMA_PKT_ATOMIC_ADDR_LO_addr_31_0_offset 1
4139#define SDMA_PKT_ATOMIC_ADDR_LO_addr_31_0_mask 0xFFFFFFFF
4140#define SDMA_PKT_ATOMIC_ADDR_LO_addr_31_0_shift 0
4141#define SDMA_PKT_ATOMIC_ADDR_LO_ADDR_31_0(x) (((x) & SDMA_PKT_ATOMIC_ADDR_LO_addr_31_0_mask) << SDMA_PKT_ATOMIC_ADDR_LO_addr_31_0_shift)
4142
4143/*define for ADDR_HI word*/
4144/*define for addr_63_32 field*/
4145#define SDMA_PKT_ATOMIC_ADDR_HI_addr_63_32_offset 2
4146#define SDMA_PKT_ATOMIC_ADDR_HI_addr_63_32_mask 0xFFFFFFFF
4147#define SDMA_PKT_ATOMIC_ADDR_HI_addr_63_32_shift 0
4148#define SDMA_PKT_ATOMIC_ADDR_HI_ADDR_63_32(x) (((x) & SDMA_PKT_ATOMIC_ADDR_HI_addr_63_32_mask) << SDMA_PKT_ATOMIC_ADDR_HI_addr_63_32_shift)
4149
4150/*define for SRC_DATA_LO word*/
4151/*define for src_data_31_0 field*/
4152#define SDMA_PKT_ATOMIC_SRC_DATA_LO_src_data_31_0_offset 3
4153#define SDMA_PKT_ATOMIC_SRC_DATA_LO_src_data_31_0_mask 0xFFFFFFFF
4154#define SDMA_PKT_ATOMIC_SRC_DATA_LO_src_data_31_0_shift 0
4155#define SDMA_PKT_ATOMIC_SRC_DATA_LO_SRC_DATA_31_0(x) (((x) & SDMA_PKT_ATOMIC_SRC_DATA_LO_src_data_31_0_mask) << SDMA_PKT_ATOMIC_SRC_DATA_LO_src_data_31_0_shift)
4156
4157/*define for SRC_DATA_HI word*/
4158/*define for src_data_63_32 field*/
4159#define SDMA_PKT_ATOMIC_SRC_DATA_HI_src_data_63_32_offset 4
4160#define SDMA_PKT_ATOMIC_SRC_DATA_HI_src_data_63_32_mask 0xFFFFFFFF
4161#define SDMA_PKT_ATOMIC_SRC_DATA_HI_src_data_63_32_shift 0
4162#define SDMA_PKT_ATOMIC_SRC_DATA_HI_SRC_DATA_63_32(x) (((x) & SDMA_PKT_ATOMIC_SRC_DATA_HI_src_data_63_32_mask) << SDMA_PKT_ATOMIC_SRC_DATA_HI_src_data_63_32_shift)
4163
4164/*define for CMP_DATA_LO word*/
4165/*define for cmp_data_31_0 field*/
4166#define SDMA_PKT_ATOMIC_CMP_DATA_LO_cmp_data_31_0_offset 5
4167#define SDMA_PKT_ATOMIC_CMP_DATA_LO_cmp_data_31_0_mask 0xFFFFFFFF
4168#define SDMA_PKT_ATOMIC_CMP_DATA_LO_cmp_data_31_0_shift 0
4169#define SDMA_PKT_ATOMIC_CMP_DATA_LO_CMP_DATA_31_0(x) (((x) & SDMA_PKT_ATOMIC_CMP_DATA_LO_cmp_data_31_0_mask) << SDMA_PKT_ATOMIC_CMP_DATA_LO_cmp_data_31_0_shift)
4170
4171/*define for CMP_DATA_HI word*/
4172/*define for cmp_data_63_32 field*/
4173#define SDMA_PKT_ATOMIC_CMP_DATA_HI_cmp_data_63_32_offset 6
4174#define SDMA_PKT_ATOMIC_CMP_DATA_HI_cmp_data_63_32_mask 0xFFFFFFFF
4175#define SDMA_PKT_ATOMIC_CMP_DATA_HI_cmp_data_63_32_shift 0
4176#define SDMA_PKT_ATOMIC_CMP_DATA_HI_CMP_DATA_63_32(x) (((x) & SDMA_PKT_ATOMIC_CMP_DATA_HI_cmp_data_63_32_mask) << SDMA_PKT_ATOMIC_CMP_DATA_HI_cmp_data_63_32_shift)
4177
4178/*define for LOOP_INTERVAL word*/
4179/*define for loop_interval field*/
4180#define SDMA_PKT_ATOMIC_LOOP_INTERVAL_loop_interval_offset 7
4181#define SDMA_PKT_ATOMIC_LOOP_INTERVAL_loop_interval_mask 0x00001FFF
4182#define SDMA_PKT_ATOMIC_LOOP_INTERVAL_loop_interval_shift 0
4183#define SDMA_PKT_ATOMIC_LOOP_INTERVAL_LOOP_INTERVAL(x) (((x) & SDMA_PKT_ATOMIC_LOOP_INTERVAL_loop_interval_mask) << SDMA_PKT_ATOMIC_LOOP_INTERVAL_loop_interval_shift)
4184
4185
4186/*
4187** Definitions for SDMA_PKT_TIMESTAMP_SET packet
4188*/
4189
4190/*define for HEADER word*/
4191/*define for op field*/
4192#define SDMA_PKT_TIMESTAMP_SET_HEADER_op_offset 0
4193#define SDMA_PKT_TIMESTAMP_SET_HEADER_op_mask 0x000000FF
4194#define SDMA_PKT_TIMESTAMP_SET_HEADER_op_shift 0
4195#define SDMA_PKT_TIMESTAMP_SET_HEADER_OP(x) (((x) & SDMA_PKT_TIMESTAMP_SET_HEADER_op_mask) << SDMA_PKT_TIMESTAMP_SET_HEADER_op_shift)
4196
4197/*define for sub_op field*/
4198#define SDMA_PKT_TIMESTAMP_SET_HEADER_sub_op_offset 0
4199#define SDMA_PKT_TIMESTAMP_SET_HEADER_sub_op_mask 0x000000FF
4200#define SDMA_PKT_TIMESTAMP_SET_HEADER_sub_op_shift 8
4201#define SDMA_PKT_TIMESTAMP_SET_HEADER_SUB_OP(x) (((x) & SDMA_PKT_TIMESTAMP_SET_HEADER_sub_op_mask) << SDMA_PKT_TIMESTAMP_SET_HEADER_sub_op_shift)
4202
4203/*define for INIT_DATA_LO word*/
4204/*define for init_data_31_0 field*/
4205#define SDMA_PKT_TIMESTAMP_SET_INIT_DATA_LO_init_data_31_0_offset 1
4206#define SDMA_PKT_TIMESTAMP_SET_INIT_DATA_LO_init_data_31_0_mask 0xFFFFFFFF
4207#define SDMA_PKT_TIMESTAMP_SET_INIT_DATA_LO_init_data_31_0_shift 0
4208#define SDMA_PKT_TIMESTAMP_SET_INIT_DATA_LO_INIT_DATA_31_0(x) (((x) & SDMA_PKT_TIMESTAMP_SET_INIT_DATA_LO_init_data_31_0_mask) << SDMA_PKT_TIMESTAMP_SET_INIT_DATA_LO_init_data_31_0_shift)
4209
4210/*define for INIT_DATA_HI word*/
4211/*define for init_data_63_32 field*/
4212#define SDMA_PKT_TIMESTAMP_SET_INIT_DATA_HI_init_data_63_32_offset 2
4213#define SDMA_PKT_TIMESTAMP_SET_INIT_DATA_HI_init_data_63_32_mask 0xFFFFFFFF
4214#define SDMA_PKT_TIMESTAMP_SET_INIT_DATA_HI_init_data_63_32_shift 0
4215#define SDMA_PKT_TIMESTAMP_SET_INIT_DATA_HI_INIT_DATA_63_32(x) (((x) & SDMA_PKT_TIMESTAMP_SET_INIT_DATA_HI_init_data_63_32_mask) << SDMA_PKT_TIMESTAMP_SET_INIT_DATA_HI_init_data_63_32_shift)
4216
4217
4218/*
4219** Definitions for SDMA_PKT_TIMESTAMP_GET packet
4220*/
4221
4222/*define for HEADER word*/
4223/*define for op field*/
4224#define SDMA_PKT_TIMESTAMP_GET_HEADER_op_offset 0
4225#define SDMA_PKT_TIMESTAMP_GET_HEADER_op_mask 0x000000FF
4226#define SDMA_PKT_TIMESTAMP_GET_HEADER_op_shift 0
4227#define SDMA_PKT_TIMESTAMP_GET_HEADER_OP(x) (((x) & SDMA_PKT_TIMESTAMP_GET_HEADER_op_mask) << SDMA_PKT_TIMESTAMP_GET_HEADER_op_shift)
4228
4229/*define for sub_op field*/
4230#define SDMA_PKT_TIMESTAMP_GET_HEADER_sub_op_offset 0
4231#define SDMA_PKT_TIMESTAMP_GET_HEADER_sub_op_mask 0x000000FF
4232#define SDMA_PKT_TIMESTAMP_GET_HEADER_sub_op_shift 8
4233#define SDMA_PKT_TIMESTAMP_GET_HEADER_SUB_OP(x) (((x) & SDMA_PKT_TIMESTAMP_GET_HEADER_sub_op_mask) << SDMA_PKT_TIMESTAMP_GET_HEADER_sub_op_shift)
4234
4235/*define for WRITE_ADDR_LO word*/
4236/*define for write_addr_31_3 field*/
4237#define SDMA_PKT_TIMESTAMP_GET_WRITE_ADDR_LO_write_addr_31_3_offset 1
4238#define SDMA_PKT_TIMESTAMP_GET_WRITE_ADDR_LO_write_addr_31_3_mask 0x1FFFFFFF
4239#define SDMA_PKT_TIMESTAMP_GET_WRITE_ADDR_LO_write_addr_31_3_shift 3
4240#define SDMA_PKT_TIMESTAMP_GET_WRITE_ADDR_LO_WRITE_ADDR_31_3(x) (((x) & SDMA_PKT_TIMESTAMP_GET_WRITE_ADDR_LO_write_addr_31_3_mask) << SDMA_PKT_TIMESTAMP_GET_WRITE_ADDR_LO_write_addr_31_3_shift)
4241
4242/*define for WRITE_ADDR_HI word*/
4243/*define for write_addr_63_32 field*/
4244#define SDMA_PKT_TIMESTAMP_GET_WRITE_ADDR_HI_write_addr_63_32_offset 2
4245#define SDMA_PKT_TIMESTAMP_GET_WRITE_ADDR_HI_write_addr_63_32_mask 0xFFFFFFFF
4246#define SDMA_PKT_TIMESTAMP_GET_WRITE_ADDR_HI_write_addr_63_32_shift 0
4247#define SDMA_PKT_TIMESTAMP_GET_WRITE_ADDR_HI_WRITE_ADDR_63_32(x) (((x) & SDMA_PKT_TIMESTAMP_GET_WRITE_ADDR_HI_write_addr_63_32_mask) << SDMA_PKT_TIMESTAMP_GET_WRITE_ADDR_HI_write_addr_63_32_shift)
4248
4249
4250/*
4251** Definitions for SDMA_PKT_TIMESTAMP_GET_GLOBAL packet
4252*/
4253
4254/*define for HEADER word*/
4255/*define for op field*/
4256#define SDMA_PKT_TIMESTAMP_GET_GLOBAL_HEADER_op_offset 0
4257#define SDMA_PKT_TIMESTAMP_GET_GLOBAL_HEADER_op_mask 0x000000FF
4258#define SDMA_PKT_TIMESTAMP_GET_GLOBAL_HEADER_op_shift 0
4259#define SDMA_PKT_TIMESTAMP_GET_GLOBAL_HEADER_OP(x) (((x) & SDMA_PKT_TIMESTAMP_GET_GLOBAL_HEADER_op_mask) << SDMA_PKT_TIMESTAMP_GET_GLOBAL_HEADER_op_shift)
4260
4261/*define for sub_op field*/
4262#define SDMA_PKT_TIMESTAMP_GET_GLOBAL_HEADER_sub_op_offset 0
4263#define SDMA_PKT_TIMESTAMP_GET_GLOBAL_HEADER_sub_op_mask 0x000000FF
4264#define SDMA_PKT_TIMESTAMP_GET_GLOBAL_HEADER_sub_op_shift 8
4265#define SDMA_PKT_TIMESTAMP_GET_GLOBAL_HEADER_SUB_OP(x) (((x) & SDMA_PKT_TIMESTAMP_GET_GLOBAL_HEADER_sub_op_mask) << SDMA_PKT_TIMESTAMP_GET_GLOBAL_HEADER_sub_op_shift)
4266
4267/*define for WRITE_ADDR_LO word*/
4268/*define for write_addr_31_3 field*/
4269#define SDMA_PKT_TIMESTAMP_GET_GLOBAL_WRITE_ADDR_LO_write_addr_31_3_offset 1
4270#define SDMA_PKT_TIMESTAMP_GET_GLOBAL_WRITE_ADDR_LO_write_addr_31_3_mask 0x1FFFFFFF
4271#define SDMA_PKT_TIMESTAMP_GET_GLOBAL_WRITE_ADDR_LO_write_addr_31_3_shift 3
4272#define SDMA_PKT_TIMESTAMP_GET_GLOBAL_WRITE_ADDR_LO_WRITE_ADDR_31_3(x) (((x) & SDMA_PKT_TIMESTAMP_GET_GLOBAL_WRITE_ADDR_LO_write_addr_31_3_mask) << SDMA_PKT_TIMESTAMP_GET_GLOBAL_WRITE_ADDR_LO_write_addr_31_3_shift)
4273
4274/*define for WRITE_ADDR_HI word*/
4275/*define for write_addr_63_32 field*/
4276#define SDMA_PKT_TIMESTAMP_GET_GLOBAL_WRITE_ADDR_HI_write_addr_63_32_offset 2
4277#define SDMA_PKT_TIMESTAMP_GET_GLOBAL_WRITE_ADDR_HI_write_addr_63_32_mask 0xFFFFFFFF
4278#define SDMA_PKT_TIMESTAMP_GET_GLOBAL_WRITE_ADDR_HI_write_addr_63_32_shift 0
4279#define SDMA_PKT_TIMESTAMP_GET_GLOBAL_WRITE_ADDR_HI_WRITE_ADDR_63_32(x) (((x) & SDMA_PKT_TIMESTAMP_GET_GLOBAL_WRITE_ADDR_HI_write_addr_63_32_mask) << SDMA_PKT_TIMESTAMP_GET_GLOBAL_WRITE_ADDR_HI_write_addr_63_32_shift)
4280
4281
4282/*
4283** Definitions for SDMA_PKT_TRAP packet
4284*/
4285
4286/*define for HEADER word*/
4287/*define for op field*/
4288#define SDMA_PKT_TRAP_HEADER_op_offset 0
4289#define SDMA_PKT_TRAP_HEADER_op_mask 0x000000FF
4290#define SDMA_PKT_TRAP_HEADER_op_shift 0
4291#define SDMA_PKT_TRAP_HEADER_OP(x) (((x) & SDMA_PKT_TRAP_HEADER_op_mask) << SDMA_PKT_TRAP_HEADER_op_shift)
4292
4293/*define for sub_op field*/
4294#define SDMA_PKT_TRAP_HEADER_sub_op_offset 0
4295#define SDMA_PKT_TRAP_HEADER_sub_op_mask 0x000000FF
4296#define SDMA_PKT_TRAP_HEADER_sub_op_shift 8
4297#define SDMA_PKT_TRAP_HEADER_SUB_OP(x) (((x) & SDMA_PKT_TRAP_HEADER_sub_op_mask) << SDMA_PKT_TRAP_HEADER_sub_op_shift)
4298
4299/*define for INT_CONTEXT word*/
4300/*define for int_context field*/
4301#define SDMA_PKT_TRAP_INT_CONTEXT_int_context_offset 1
4302#define SDMA_PKT_TRAP_INT_CONTEXT_int_context_mask 0x0FFFFFFF
4303#define SDMA_PKT_TRAP_INT_CONTEXT_int_context_shift 0
4304#define SDMA_PKT_TRAP_INT_CONTEXT_INT_CONTEXT(x) (((x) & SDMA_PKT_TRAP_INT_CONTEXT_int_context_mask) << SDMA_PKT_TRAP_INT_CONTEXT_int_context_shift)
4305
4306
4307/*
4308** Definitions for SDMA_PKT_DUMMY_TRAP packet
4309*/
4310
4311/*define for HEADER word*/
4312/*define for op field*/
4313#define SDMA_PKT_DUMMY_TRAP_HEADER_op_offset 0
4314#define SDMA_PKT_DUMMY_TRAP_HEADER_op_mask 0x000000FF
4315#define SDMA_PKT_DUMMY_TRAP_HEADER_op_shift 0
4316#define SDMA_PKT_DUMMY_TRAP_HEADER_OP(x) (((x) & SDMA_PKT_DUMMY_TRAP_HEADER_op_mask) << SDMA_PKT_DUMMY_TRAP_HEADER_op_shift)
4317
4318/*define for sub_op field*/
4319#define SDMA_PKT_DUMMY_TRAP_HEADER_sub_op_offset 0
4320#define SDMA_PKT_DUMMY_TRAP_HEADER_sub_op_mask 0x000000FF
4321#define SDMA_PKT_DUMMY_TRAP_HEADER_sub_op_shift 8
4322#define SDMA_PKT_DUMMY_TRAP_HEADER_SUB_OP(x) (((x) & SDMA_PKT_DUMMY_TRAP_HEADER_sub_op_mask) << SDMA_PKT_DUMMY_TRAP_HEADER_sub_op_shift)
4323
4324/*define for INT_CONTEXT word*/
4325/*define for int_context field*/
4326#define SDMA_PKT_DUMMY_TRAP_INT_CONTEXT_int_context_offset 1
4327#define SDMA_PKT_DUMMY_TRAP_INT_CONTEXT_int_context_mask 0x0FFFFFFF
4328#define SDMA_PKT_DUMMY_TRAP_INT_CONTEXT_int_context_shift 0
4329#define SDMA_PKT_DUMMY_TRAP_INT_CONTEXT_INT_CONTEXT(x) (((x) & SDMA_PKT_DUMMY_TRAP_INT_CONTEXT_int_context_mask) << SDMA_PKT_DUMMY_TRAP_INT_CONTEXT_int_context_shift)
4330
4331
4332/*
4333** Definitions for SDMA_PKT_GPUVM_INV packet
4334*/
4335
4336/*define for HEADER word*/
4337/*define for op field*/
4338#define SDMA_PKT_GPUVM_INV_HEADER_op_offset 0
4339#define SDMA_PKT_GPUVM_INV_HEADER_op_mask 0x000000FF
4340#define SDMA_PKT_GPUVM_INV_HEADER_op_shift 0
4341#define SDMA_PKT_GPUVM_INV_HEADER_OP(x) (((x) & SDMA_PKT_GPUVM_INV_HEADER_op_mask) << SDMA_PKT_GPUVM_INV_HEADER_op_shift)
4342
4343/*define for sub_op field*/
4344#define SDMA_PKT_GPUVM_INV_HEADER_sub_op_offset 0
4345#define SDMA_PKT_GPUVM_INV_HEADER_sub_op_mask 0x000000FF
4346#define SDMA_PKT_GPUVM_INV_HEADER_sub_op_shift 8
4347#define SDMA_PKT_GPUVM_INV_HEADER_SUB_OP(x) (((x) & SDMA_PKT_GPUVM_INV_HEADER_sub_op_mask) << SDMA_PKT_GPUVM_INV_HEADER_sub_op_shift)
4348
4349/*define for PAYLOAD1 word*/
4350/*define for per_vmid_inv_req field*/
4351#define SDMA_PKT_GPUVM_INV_PAYLOAD1_per_vmid_inv_req_offset 1
4352#define SDMA_PKT_GPUVM_INV_PAYLOAD1_per_vmid_inv_req_mask 0x0000FFFF
4353#define SDMA_PKT_GPUVM_INV_PAYLOAD1_per_vmid_inv_req_shift 0
4354#define SDMA_PKT_GPUVM_INV_PAYLOAD1_PER_VMID_INV_REQ(x) (((x) & SDMA_PKT_GPUVM_INV_PAYLOAD1_per_vmid_inv_req_mask) << SDMA_PKT_GPUVM_INV_PAYLOAD1_per_vmid_inv_req_shift)
4355
4356/*define for flush_type field*/
4357#define SDMA_PKT_GPUVM_INV_PAYLOAD1_flush_type_offset 1
4358#define SDMA_PKT_GPUVM_INV_PAYLOAD1_flush_type_mask 0x00000007
4359#define SDMA_PKT_GPUVM_INV_PAYLOAD1_flush_type_shift 16
4360#define SDMA_PKT_GPUVM_INV_PAYLOAD1_FLUSH_TYPE(x) (((x) & SDMA_PKT_GPUVM_INV_PAYLOAD1_flush_type_mask) << SDMA_PKT_GPUVM_INV_PAYLOAD1_flush_type_shift)
4361
4362/*define for l2_ptes field*/
4363#define SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_ptes_offset 1
4364#define SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_ptes_mask 0x00000001
4365#define SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_ptes_shift 19
4366#define SDMA_PKT_GPUVM_INV_PAYLOAD1_L2_PTES(x) (((x) & SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_ptes_mask) << SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_ptes_shift)
4367
4368/*define for l2_pde0 field*/
4369#define SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_pde0_offset 1
4370#define SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_pde0_mask 0x00000001
4371#define SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_pde0_shift 20
4372#define SDMA_PKT_GPUVM_INV_PAYLOAD1_L2_PDE0(x) (((x) & SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_pde0_mask) << SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_pde0_shift)
4373
4374/*define for l2_pde1 field*/
4375#define SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_pde1_offset 1
4376#define SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_pde1_mask 0x00000001
4377#define SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_pde1_shift 21
4378#define SDMA_PKT_GPUVM_INV_PAYLOAD1_L2_PDE1(x) (((x) & SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_pde1_mask) << SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_pde1_shift)
4379
4380/*define for l2_pde2 field*/
4381#define SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_pde2_offset 1
4382#define SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_pde2_mask 0x00000001
4383#define SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_pde2_shift 22
4384#define SDMA_PKT_GPUVM_INV_PAYLOAD1_L2_PDE2(x) (((x) & SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_pde2_mask) << SDMA_PKT_GPUVM_INV_PAYLOAD1_l2_pde2_shift)
4385
4386/*define for l1_ptes field*/
4387#define SDMA_PKT_GPUVM_INV_PAYLOAD1_l1_ptes_offset 1
4388#define SDMA_PKT_GPUVM_INV_PAYLOAD1_l1_ptes_mask 0x00000001
4389#define SDMA_PKT_GPUVM_INV_PAYLOAD1_l1_ptes_shift 23
4390#define SDMA_PKT_GPUVM_INV_PAYLOAD1_L1_PTES(x) (((x) & SDMA_PKT_GPUVM_INV_PAYLOAD1_l1_ptes_mask) << SDMA_PKT_GPUVM_INV_PAYLOAD1_l1_ptes_shift)
4391
4392/*define for clr_protection_fault_status_addr field*/
4393#define SDMA_PKT_GPUVM_INV_PAYLOAD1_clr_protection_fault_status_addr_offset 1
4394#define SDMA_PKT_GPUVM_INV_PAYLOAD1_clr_protection_fault_status_addr_mask 0x00000001
4395#define SDMA_PKT_GPUVM_INV_PAYLOAD1_clr_protection_fault_status_addr_shift 24
4396#define SDMA_PKT_GPUVM_INV_PAYLOAD1_CLR_PROTECTION_FAULT_STATUS_ADDR(x) (((x) & SDMA_PKT_GPUVM_INV_PAYLOAD1_clr_protection_fault_status_addr_mask) << SDMA_PKT_GPUVM_INV_PAYLOAD1_clr_protection_fault_status_addr_shift)
4397
4398/*define for log_request field*/
4399#define SDMA_PKT_GPUVM_INV_PAYLOAD1_log_request_offset 1
4400#define SDMA_PKT_GPUVM_INV_PAYLOAD1_log_request_mask 0x00000001
4401#define SDMA_PKT_GPUVM_INV_PAYLOAD1_log_request_shift 25
4402#define SDMA_PKT_GPUVM_INV_PAYLOAD1_LOG_REQUEST(x) (((x) & SDMA_PKT_GPUVM_INV_PAYLOAD1_log_request_mask) << SDMA_PKT_GPUVM_INV_PAYLOAD1_log_request_shift)
4403
4404/*define for four_kilobytes field*/
4405#define SDMA_PKT_GPUVM_INV_PAYLOAD1_four_kilobytes_offset 1
4406#define SDMA_PKT_GPUVM_INV_PAYLOAD1_four_kilobytes_mask 0x00000001
4407#define SDMA_PKT_GPUVM_INV_PAYLOAD1_four_kilobytes_shift 26
4408#define SDMA_PKT_GPUVM_INV_PAYLOAD1_FOUR_KILOBYTES(x) (((x) & SDMA_PKT_GPUVM_INV_PAYLOAD1_four_kilobytes_mask) << SDMA_PKT_GPUVM_INV_PAYLOAD1_four_kilobytes_shift)
4409
4410/*define for PAYLOAD2 word*/
4411/*define for s field*/
4412#define SDMA_PKT_GPUVM_INV_PAYLOAD2_s_offset 2
4413#define SDMA_PKT_GPUVM_INV_PAYLOAD2_s_mask 0x00000001
4414#define SDMA_PKT_GPUVM_INV_PAYLOAD2_s_shift 0
4415#define SDMA_PKT_GPUVM_INV_PAYLOAD2_S(x) (((x) & SDMA_PKT_GPUVM_INV_PAYLOAD2_s_mask) << SDMA_PKT_GPUVM_INV_PAYLOAD2_s_shift)
4416
4417/*define for page_va_42_12 field*/
4418#define SDMA_PKT_GPUVM_INV_PAYLOAD2_page_va_42_12_offset 2
4419#define SDMA_PKT_GPUVM_INV_PAYLOAD2_page_va_42_12_mask 0x7FFFFFFF
4420#define SDMA_PKT_GPUVM_INV_PAYLOAD2_page_va_42_12_shift 1
4421#define SDMA_PKT_GPUVM_INV_PAYLOAD2_PAGE_VA_42_12(x) (((x) & SDMA_PKT_GPUVM_INV_PAYLOAD2_page_va_42_12_mask) << SDMA_PKT_GPUVM_INV_PAYLOAD2_page_va_42_12_shift)
4422
4423/*define for PAYLOAD3 word*/
4424/*define for page_va_47_43 field*/
4425#define SDMA_PKT_GPUVM_INV_PAYLOAD3_page_va_47_43_offset 3
4426#define SDMA_PKT_GPUVM_INV_PAYLOAD3_page_va_47_43_mask 0x0000003F
4427#define SDMA_PKT_GPUVM_INV_PAYLOAD3_page_va_47_43_shift 0
4428#define SDMA_PKT_GPUVM_INV_PAYLOAD3_PAGE_VA_47_43(x) (((x) & SDMA_PKT_GPUVM_INV_PAYLOAD3_page_va_47_43_mask) << SDMA_PKT_GPUVM_INV_PAYLOAD3_page_va_47_43_shift)
4429
4430
4431/*
4432** Definitions for SDMA_PKT_GCR_REQ packet
4433*/
4434
4435/*define for HEADER word*/
4436/*define for op field*/
4437#define SDMA_PKT_GCR_REQ_HEADER_op_offset 0
4438#define SDMA_PKT_GCR_REQ_HEADER_op_mask 0x000000FF
4439#define SDMA_PKT_GCR_REQ_HEADER_op_shift 0
4440#define SDMA_PKT_GCR_REQ_HEADER_OP(x) (((x) & SDMA_PKT_GCR_REQ_HEADER_op_mask) << SDMA_PKT_GCR_REQ_HEADER_op_shift)
4441
4442/*define for sub_op field*/
4443#define SDMA_PKT_GCR_REQ_HEADER_sub_op_offset 0
4444#define SDMA_PKT_GCR_REQ_HEADER_sub_op_mask 0x000000FF
4445#define SDMA_PKT_GCR_REQ_HEADER_sub_op_shift 8
4446#define SDMA_PKT_GCR_REQ_HEADER_SUB_OP(x) (((x) & SDMA_PKT_GCR_REQ_HEADER_sub_op_mask) << SDMA_PKT_GCR_REQ_HEADER_sub_op_shift)
4447
4448/*define for PAYLOAD1 word*/
4449/*define for base_va_31_7 field*/
4450#define SDMA_PKT_GCR_REQ_PAYLOAD1_base_va_31_7_offset 1
4451#define SDMA_PKT_GCR_REQ_PAYLOAD1_base_va_31_7_mask 0x01FFFFFF
4452#define SDMA_PKT_GCR_REQ_PAYLOAD1_base_va_31_7_shift 7
4453#define SDMA_PKT_GCR_REQ_PAYLOAD1_BASE_VA_31_7(x) (((x) & SDMA_PKT_GCR_REQ_PAYLOAD1_base_va_31_7_mask) << SDMA_PKT_GCR_REQ_PAYLOAD1_base_va_31_7_shift)
4454
4455/*define for PAYLOAD2 word*/
4456/*define for base_va_47_32 field*/
4457#define SDMA_PKT_GCR_REQ_PAYLOAD2_base_va_47_32_offset 2
4458#define SDMA_PKT_GCR_REQ_PAYLOAD2_base_va_47_32_mask 0x0000FFFF
4459#define SDMA_PKT_GCR_REQ_PAYLOAD2_base_va_47_32_shift 0
4460#define SDMA_PKT_GCR_REQ_PAYLOAD2_BASE_VA_47_32(x) (((x) & SDMA_PKT_GCR_REQ_PAYLOAD2_base_va_47_32_mask) << SDMA_PKT_GCR_REQ_PAYLOAD2_base_va_47_32_shift)
4461
4462/*define for gcr_control_15_0 field*/
4463#define SDMA_PKT_GCR_REQ_PAYLOAD2_gcr_control_15_0_offset 2
4464#define SDMA_PKT_GCR_REQ_PAYLOAD2_gcr_control_15_0_mask 0x0000FFFF
4465#define SDMA_PKT_GCR_REQ_PAYLOAD2_gcr_control_15_0_shift 16
4466#define SDMA_PKT_GCR_REQ_PAYLOAD2_GCR_CONTROL_15_0(x) (((x) & SDMA_PKT_GCR_REQ_PAYLOAD2_gcr_control_15_0_mask) << SDMA_PKT_GCR_REQ_PAYLOAD2_gcr_control_15_0_shift)
4467
4468/*define for PAYLOAD3 word*/
4469/*define for gcr_control_18_16 field*/
4470#define SDMA_PKT_GCR_REQ_PAYLOAD3_gcr_control_18_16_offset 3
4471#define SDMA_PKT_GCR_REQ_PAYLOAD3_gcr_control_18_16_mask 0x00000007
4472#define SDMA_PKT_GCR_REQ_PAYLOAD3_gcr_control_18_16_shift 0
4473#define SDMA_PKT_GCR_REQ_PAYLOAD3_GCR_CONTROL_18_16(x) (((x) & SDMA_PKT_GCR_REQ_PAYLOAD3_gcr_control_18_16_mask) << SDMA_PKT_GCR_REQ_PAYLOAD3_gcr_control_18_16_shift)
4474
4475/*define for limit_va_31_7 field*/
4476#define SDMA_PKT_GCR_REQ_PAYLOAD3_limit_va_31_7_offset 3
4477#define SDMA_PKT_GCR_REQ_PAYLOAD3_limit_va_31_7_mask 0x01FFFFFF
4478#define SDMA_PKT_GCR_REQ_PAYLOAD3_limit_va_31_7_shift 7
4479#define SDMA_PKT_GCR_REQ_PAYLOAD3_LIMIT_VA_31_7(x) (((x) & SDMA_PKT_GCR_REQ_PAYLOAD3_limit_va_31_7_mask) << SDMA_PKT_GCR_REQ_PAYLOAD3_limit_va_31_7_shift)
4480
4481/*define for PAYLOAD4 word*/
4482/*define for limit_va_47_32 field*/
4483#define SDMA_PKT_GCR_REQ_PAYLOAD4_limit_va_47_32_offset 4
4484#define SDMA_PKT_GCR_REQ_PAYLOAD4_limit_va_47_32_mask 0x0000FFFF
4485#define SDMA_PKT_GCR_REQ_PAYLOAD4_limit_va_47_32_shift 0
4486#define SDMA_PKT_GCR_REQ_PAYLOAD4_LIMIT_VA_47_32(x) (((x) & SDMA_PKT_GCR_REQ_PAYLOAD4_limit_va_47_32_mask) << SDMA_PKT_GCR_REQ_PAYLOAD4_limit_va_47_32_shift)
4487
4488/*define for vmid field*/
4489#define SDMA_PKT_GCR_REQ_PAYLOAD4_vmid_offset 4
4490#define SDMA_PKT_GCR_REQ_PAYLOAD4_vmid_mask 0x0000000F
4491#define SDMA_PKT_GCR_REQ_PAYLOAD4_vmid_shift 24
4492#define SDMA_PKT_GCR_REQ_PAYLOAD4_VMID(x) (((x) & SDMA_PKT_GCR_REQ_PAYLOAD4_vmid_mask) << SDMA_PKT_GCR_REQ_PAYLOAD4_vmid_shift)
4493
4494
4495/*
4496** Definitions for SDMA_PKT_NOP packet
4497*/
4498
4499/*define for HEADER word*/
4500/*define for op field*/
4501#define SDMA_PKT_NOP_HEADER_op_offset 0
4502#define SDMA_PKT_NOP_HEADER_op_mask 0x000000FF
4503#define SDMA_PKT_NOP_HEADER_op_shift 0
4504#define SDMA_PKT_NOP_HEADER_OP(x) (((x) & SDMA_PKT_NOP_HEADER_op_mask) << SDMA_PKT_NOP_HEADER_op_shift)
4505
4506/*define for sub_op field*/
4507#define SDMA_PKT_NOP_HEADER_sub_op_offset 0
4508#define SDMA_PKT_NOP_HEADER_sub_op_mask 0x000000FF
4509#define SDMA_PKT_NOP_HEADER_sub_op_shift 8
4510#define SDMA_PKT_NOP_HEADER_SUB_OP(x) (((x) & SDMA_PKT_NOP_HEADER_sub_op_mask) << SDMA_PKT_NOP_HEADER_sub_op_shift)
4511
4512/*define for count field*/
4513#define SDMA_PKT_NOP_HEADER_count_offset 0
4514#define SDMA_PKT_NOP_HEADER_count_mask 0x00003FFF
4515#define SDMA_PKT_NOP_HEADER_count_shift 16
4516#define SDMA_PKT_NOP_HEADER_COUNT(x) (((x) & SDMA_PKT_NOP_HEADER_count_mask) << SDMA_PKT_NOP_HEADER_count_shift)
4517
4518/*define for DATA0 word*/
4519/*define for data0 field*/
4520#define SDMA_PKT_NOP_DATA0_data0_offset 1
4521#define SDMA_PKT_NOP_DATA0_data0_mask 0xFFFFFFFF
4522#define SDMA_PKT_NOP_DATA0_data0_shift 0
4523#define SDMA_PKT_NOP_DATA0_DATA0(x) (((x) & SDMA_PKT_NOP_DATA0_data0_mask) << SDMA_PKT_NOP_DATA0_data0_shift)
4524
4525
4526/*
4527** Definitions for SDMA_AQL_PKT_HEADER packet
4528*/
4529
4530/*define for HEADER word*/
4531/*define for format field*/
4532#define SDMA_AQL_PKT_HEADER_HEADER_format_offset 0
4533#define SDMA_AQL_PKT_HEADER_HEADER_format_mask 0x000000FF
4534#define SDMA_AQL_PKT_HEADER_HEADER_format_shift 0
4535#define SDMA_AQL_PKT_HEADER_HEADER_FORMAT(x) (((x) & SDMA_AQL_PKT_HEADER_HEADER_format_mask) << SDMA_AQL_PKT_HEADER_HEADER_format_shift)
4536
4537/*define for barrier field*/
4538#define SDMA_AQL_PKT_HEADER_HEADER_barrier_offset 0
4539#define SDMA_AQL_PKT_HEADER_HEADER_barrier_mask 0x00000001
4540#define SDMA_AQL_PKT_HEADER_HEADER_barrier_shift 8
4541#define SDMA_AQL_PKT_HEADER_HEADER_BARRIER(x) (((x) & SDMA_AQL_PKT_HEADER_HEADER_barrier_mask) << SDMA_AQL_PKT_HEADER_HEADER_barrier_shift)
4542
4543/*define for acquire_fence_scope field*/
4544#define SDMA_AQL_PKT_HEADER_HEADER_acquire_fence_scope_offset 0
4545#define SDMA_AQL_PKT_HEADER_HEADER_acquire_fence_scope_mask 0x00000003
4546#define SDMA_AQL_PKT_HEADER_HEADER_acquire_fence_scope_shift 9
4547#define SDMA_AQL_PKT_HEADER_HEADER_ACQUIRE_FENCE_SCOPE(x) (((x) & SDMA_AQL_PKT_HEADER_HEADER_acquire_fence_scope_mask) << SDMA_AQL_PKT_HEADER_HEADER_acquire_fence_scope_shift)
4548
4549/*define for release_fence_scope field*/
4550#define SDMA_AQL_PKT_HEADER_HEADER_release_fence_scope_offset 0
4551#define SDMA_AQL_PKT_HEADER_HEADER_release_fence_scope_mask 0x00000003
4552#define SDMA_AQL_PKT_HEADER_HEADER_release_fence_scope_shift 11
4553#define SDMA_AQL_PKT_HEADER_HEADER_RELEASE_FENCE_SCOPE(x) (((x) & SDMA_AQL_PKT_HEADER_HEADER_release_fence_scope_mask) << SDMA_AQL_PKT_HEADER_HEADER_release_fence_scope_shift)
4554
4555/*define for reserved field*/
4556#define SDMA_AQL_PKT_HEADER_HEADER_reserved_offset 0
4557#define SDMA_AQL_PKT_HEADER_HEADER_reserved_mask 0x00000007
4558#define SDMA_AQL_PKT_HEADER_HEADER_reserved_shift 13
4559#define SDMA_AQL_PKT_HEADER_HEADER_RESERVED(x) (((x) & SDMA_AQL_PKT_HEADER_HEADER_reserved_mask) << SDMA_AQL_PKT_HEADER_HEADER_reserved_shift)
4560
4561/*define for op field*/
4562#define SDMA_AQL_PKT_HEADER_HEADER_op_offset 0
4563#define SDMA_AQL_PKT_HEADER_HEADER_op_mask 0x0000000F
4564#define SDMA_AQL_PKT_HEADER_HEADER_op_shift 16
4565#define SDMA_AQL_PKT_HEADER_HEADER_OP(x) (((x) & SDMA_AQL_PKT_HEADER_HEADER_op_mask) << SDMA_AQL_PKT_HEADER_HEADER_op_shift)
4566
4567/*define for subop field*/
4568#define SDMA_AQL_PKT_HEADER_HEADER_subop_offset 0
4569#define SDMA_AQL_PKT_HEADER_HEADER_subop_mask 0x00000007
4570#define SDMA_AQL_PKT_HEADER_HEADER_subop_shift 20
4571#define SDMA_AQL_PKT_HEADER_HEADER_SUBOP(x) (((x) & SDMA_AQL_PKT_HEADER_HEADER_subop_mask) << SDMA_AQL_PKT_HEADER_HEADER_subop_shift)
4572
4573
4574/*
4575** Definitions for SDMA_AQL_PKT_COPY_LINEAR packet
4576*/
4577
4578/*define for HEADER word*/
4579/*define for format field*/
4580#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_format_offset 0
4581#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_format_mask 0x000000FF
4582#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_format_shift 0
4583#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_FORMAT(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_HEADER_format_mask) << SDMA_AQL_PKT_COPY_LINEAR_HEADER_format_shift)
4584
4585/*define for barrier field*/
4586#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_barrier_offset 0
4587#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_barrier_mask 0x00000001
4588#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_barrier_shift 8
4589#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_BARRIER(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_HEADER_barrier_mask) << SDMA_AQL_PKT_COPY_LINEAR_HEADER_barrier_shift)
4590
4591/*define for acquire_fence_scope field*/
4592#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_acquire_fence_scope_offset 0
4593#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_acquire_fence_scope_mask 0x00000003
4594#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_acquire_fence_scope_shift 9
4595#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_ACQUIRE_FENCE_SCOPE(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_HEADER_acquire_fence_scope_mask) << SDMA_AQL_PKT_COPY_LINEAR_HEADER_acquire_fence_scope_shift)
4596
4597/*define for release_fence_scope field*/
4598#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_release_fence_scope_offset 0
4599#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_release_fence_scope_mask 0x00000003
4600#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_release_fence_scope_shift 11
4601#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_RELEASE_FENCE_SCOPE(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_HEADER_release_fence_scope_mask) << SDMA_AQL_PKT_COPY_LINEAR_HEADER_release_fence_scope_shift)
4602
4603/*define for reserved field*/
4604#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_reserved_offset 0
4605#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_reserved_mask 0x00000007
4606#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_reserved_shift 13
4607#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_RESERVED(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_HEADER_reserved_mask) << SDMA_AQL_PKT_COPY_LINEAR_HEADER_reserved_shift)
4608
4609/*define for op field*/
4610#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_op_offset 0
4611#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_op_mask 0x0000000F
4612#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_op_shift 16
4613#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_OP(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_HEADER_op_mask) << SDMA_AQL_PKT_COPY_LINEAR_HEADER_op_shift)
4614
4615/*define for subop field*/
4616#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_subop_offset 0
4617#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_subop_mask 0x00000007
4618#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_subop_shift 20
4619#define SDMA_AQL_PKT_COPY_LINEAR_HEADER_SUBOP(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_HEADER_subop_mask) << SDMA_AQL_PKT_COPY_LINEAR_HEADER_subop_shift)
4620
4621/*define for RESERVED_DW1 word*/
4622/*define for reserved_dw1 field*/
4623#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW1_reserved_dw1_offset 1
4624#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW1_reserved_dw1_mask 0xFFFFFFFF
4625#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW1_reserved_dw1_shift 0
4626#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW1_RESERVED_DW1(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW1_reserved_dw1_mask) << SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW1_reserved_dw1_shift)
4627
4628/*define for RETURN_ADDR_LO word*/
4629/*define for return_addr_31_0 field*/
4630#define SDMA_AQL_PKT_COPY_LINEAR_RETURN_ADDR_LO_return_addr_31_0_offset 2
4631#define SDMA_AQL_PKT_COPY_LINEAR_RETURN_ADDR_LO_return_addr_31_0_mask 0xFFFFFFFF
4632#define SDMA_AQL_PKT_COPY_LINEAR_RETURN_ADDR_LO_return_addr_31_0_shift 0
4633#define SDMA_AQL_PKT_COPY_LINEAR_RETURN_ADDR_LO_RETURN_ADDR_31_0(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_RETURN_ADDR_LO_return_addr_31_0_mask) << SDMA_AQL_PKT_COPY_LINEAR_RETURN_ADDR_LO_return_addr_31_0_shift)
4634
4635/*define for RETURN_ADDR_HI word*/
4636/*define for return_addr_63_32 field*/
4637#define SDMA_AQL_PKT_COPY_LINEAR_RETURN_ADDR_HI_return_addr_63_32_offset 3
4638#define SDMA_AQL_PKT_COPY_LINEAR_RETURN_ADDR_HI_return_addr_63_32_mask 0xFFFFFFFF
4639#define SDMA_AQL_PKT_COPY_LINEAR_RETURN_ADDR_HI_return_addr_63_32_shift 0
4640#define SDMA_AQL_PKT_COPY_LINEAR_RETURN_ADDR_HI_RETURN_ADDR_63_32(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_RETURN_ADDR_HI_return_addr_63_32_mask) << SDMA_AQL_PKT_COPY_LINEAR_RETURN_ADDR_HI_return_addr_63_32_shift)
4641
4642/*define for COUNT word*/
4643/*define for count field*/
4644#define SDMA_AQL_PKT_COPY_LINEAR_COUNT_count_offset 4
4645#define SDMA_AQL_PKT_COPY_LINEAR_COUNT_count_mask 0x003FFFFF
4646#define SDMA_AQL_PKT_COPY_LINEAR_COUNT_count_shift 0
4647#define SDMA_AQL_PKT_COPY_LINEAR_COUNT_COUNT(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_COUNT_count_mask) << SDMA_AQL_PKT_COPY_LINEAR_COUNT_count_shift)
4648
4649/*define for PARAMETER word*/
4650/*define for dst_sw field*/
4651#define SDMA_AQL_PKT_COPY_LINEAR_PARAMETER_dst_sw_offset 5
4652#define SDMA_AQL_PKT_COPY_LINEAR_PARAMETER_dst_sw_mask 0x00000003
4653#define SDMA_AQL_PKT_COPY_LINEAR_PARAMETER_dst_sw_shift 16
4654#define SDMA_AQL_PKT_COPY_LINEAR_PARAMETER_DST_SW(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_PARAMETER_dst_sw_mask) << SDMA_AQL_PKT_COPY_LINEAR_PARAMETER_dst_sw_shift)
4655
4656/*define for src_sw field*/
4657#define SDMA_AQL_PKT_COPY_LINEAR_PARAMETER_src_sw_offset 5
4658#define SDMA_AQL_PKT_COPY_LINEAR_PARAMETER_src_sw_mask 0x00000003
4659#define SDMA_AQL_PKT_COPY_LINEAR_PARAMETER_src_sw_shift 24
4660#define SDMA_AQL_PKT_COPY_LINEAR_PARAMETER_SRC_SW(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_PARAMETER_src_sw_mask) << SDMA_AQL_PKT_COPY_LINEAR_PARAMETER_src_sw_shift)
4661
4662/*define for SRC_ADDR_LO word*/
4663/*define for src_addr_31_0 field*/
4664#define SDMA_AQL_PKT_COPY_LINEAR_SRC_ADDR_LO_src_addr_31_0_offset 6
4665#define SDMA_AQL_PKT_COPY_LINEAR_SRC_ADDR_LO_src_addr_31_0_mask 0xFFFFFFFF
4666#define SDMA_AQL_PKT_COPY_LINEAR_SRC_ADDR_LO_src_addr_31_0_shift 0
4667#define SDMA_AQL_PKT_COPY_LINEAR_SRC_ADDR_LO_SRC_ADDR_31_0(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_SRC_ADDR_LO_src_addr_31_0_mask) << SDMA_AQL_PKT_COPY_LINEAR_SRC_ADDR_LO_src_addr_31_0_shift)
4668
4669/*define for SRC_ADDR_HI word*/
4670/*define for src_addr_63_32 field*/
4671#define SDMA_AQL_PKT_COPY_LINEAR_SRC_ADDR_HI_src_addr_63_32_offset 7
4672#define SDMA_AQL_PKT_COPY_LINEAR_SRC_ADDR_HI_src_addr_63_32_mask 0xFFFFFFFF
4673#define SDMA_AQL_PKT_COPY_LINEAR_SRC_ADDR_HI_src_addr_63_32_shift 0
4674#define SDMA_AQL_PKT_COPY_LINEAR_SRC_ADDR_HI_SRC_ADDR_63_32(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_SRC_ADDR_HI_src_addr_63_32_mask) << SDMA_AQL_PKT_COPY_LINEAR_SRC_ADDR_HI_src_addr_63_32_shift)
4675
4676/*define for DST_ADDR_LO word*/
4677/*define for dst_addr_31_0 field*/
4678#define SDMA_AQL_PKT_COPY_LINEAR_DST_ADDR_LO_dst_addr_31_0_offset 8
4679#define SDMA_AQL_PKT_COPY_LINEAR_DST_ADDR_LO_dst_addr_31_0_mask 0xFFFFFFFF
4680#define SDMA_AQL_PKT_COPY_LINEAR_DST_ADDR_LO_dst_addr_31_0_shift 0
4681#define SDMA_AQL_PKT_COPY_LINEAR_DST_ADDR_LO_DST_ADDR_31_0(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_DST_ADDR_LO_dst_addr_31_0_mask) << SDMA_AQL_PKT_COPY_LINEAR_DST_ADDR_LO_dst_addr_31_0_shift)
4682
4683/*define for DST_ADDR_HI word*/
4684/*define for dst_addr_63_32 field*/
4685#define SDMA_AQL_PKT_COPY_LINEAR_DST_ADDR_HI_dst_addr_63_32_offset 9
4686#define SDMA_AQL_PKT_COPY_LINEAR_DST_ADDR_HI_dst_addr_63_32_mask 0xFFFFFFFF
4687#define SDMA_AQL_PKT_COPY_LINEAR_DST_ADDR_HI_dst_addr_63_32_shift 0
4688#define SDMA_AQL_PKT_COPY_LINEAR_DST_ADDR_HI_DST_ADDR_63_32(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_DST_ADDR_HI_dst_addr_63_32_mask) << SDMA_AQL_PKT_COPY_LINEAR_DST_ADDR_HI_dst_addr_63_32_shift)
4689
4690/*define for RESERVED_DW10 word*/
4691/*define for reserved_dw10 field*/
4692#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW10_reserved_dw10_offset 10
4693#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW10_reserved_dw10_mask 0xFFFFFFFF
4694#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW10_reserved_dw10_shift 0
4695#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW10_RESERVED_DW10(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW10_reserved_dw10_mask) << SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW10_reserved_dw10_shift)
4696
4697/*define for RESERVED_DW11 word*/
4698/*define for reserved_dw11 field*/
4699#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW11_reserved_dw11_offset 11
4700#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW11_reserved_dw11_mask 0xFFFFFFFF
4701#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW11_reserved_dw11_shift 0
4702#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW11_RESERVED_DW11(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW11_reserved_dw11_mask) << SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW11_reserved_dw11_shift)
4703
4704/*define for RESERVED_DW12 word*/
4705/*define for reserved_dw12 field*/
4706#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW12_reserved_dw12_offset 12
4707#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW12_reserved_dw12_mask 0xFFFFFFFF
4708#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW12_reserved_dw12_shift 0
4709#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW12_RESERVED_DW12(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW12_reserved_dw12_mask) << SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW12_reserved_dw12_shift)
4710
4711/*define for RESERVED_DW13 word*/
4712/*define for reserved_dw13 field*/
4713#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW13_reserved_dw13_offset 13
4714#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW13_reserved_dw13_mask 0xFFFFFFFF
4715#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW13_reserved_dw13_shift 0
4716#define SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW13_RESERVED_DW13(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW13_reserved_dw13_mask) << SDMA_AQL_PKT_COPY_LINEAR_RESERVED_DW13_reserved_dw13_shift)
4717
4718/*define for COMPLETION_SIGNAL_LO word*/
4719/*define for completion_signal_31_0 field*/
4720#define SDMA_AQL_PKT_COPY_LINEAR_COMPLETION_SIGNAL_LO_completion_signal_31_0_offset 14
4721#define SDMA_AQL_PKT_COPY_LINEAR_COMPLETION_SIGNAL_LO_completion_signal_31_0_mask 0xFFFFFFFF
4722#define SDMA_AQL_PKT_COPY_LINEAR_COMPLETION_SIGNAL_LO_completion_signal_31_0_shift 0
4723#define SDMA_AQL_PKT_COPY_LINEAR_COMPLETION_SIGNAL_LO_COMPLETION_SIGNAL_31_0(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_COMPLETION_SIGNAL_LO_completion_signal_31_0_mask) << SDMA_AQL_PKT_COPY_LINEAR_COMPLETION_SIGNAL_LO_completion_signal_31_0_shift)
4724
4725/*define for COMPLETION_SIGNAL_HI word*/
4726/*define for completion_signal_63_32 field*/
4727#define SDMA_AQL_PKT_COPY_LINEAR_COMPLETION_SIGNAL_HI_completion_signal_63_32_offset 15
4728#define SDMA_AQL_PKT_COPY_LINEAR_COMPLETION_SIGNAL_HI_completion_signal_63_32_mask 0xFFFFFFFF
4729#define SDMA_AQL_PKT_COPY_LINEAR_COMPLETION_SIGNAL_HI_completion_signal_63_32_shift 0
4730#define SDMA_AQL_PKT_COPY_LINEAR_COMPLETION_SIGNAL_HI_COMPLETION_SIGNAL_63_32(x) (((x) & SDMA_AQL_PKT_COPY_LINEAR_COMPLETION_SIGNAL_HI_completion_signal_63_32_mask) << SDMA_AQL_PKT_COPY_LINEAR_COMPLETION_SIGNAL_HI_completion_signal_63_32_shift)
4731
4732
4733/*
4734** Definitions for SDMA_AQL_PKT_BARRIER_OR packet
4735*/
4736
4737/*define for HEADER word*/
4738/*define for format field*/
4739#define SDMA_AQL_PKT_BARRIER_OR_HEADER_format_offset 0
4740#define SDMA_AQL_PKT_BARRIER_OR_HEADER_format_mask 0x000000FF
4741#define SDMA_AQL_PKT_BARRIER_OR_HEADER_format_shift 0
4742#define SDMA_AQL_PKT_BARRIER_OR_HEADER_FORMAT(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_HEADER_format_mask) << SDMA_AQL_PKT_BARRIER_OR_HEADER_format_shift)
4743
4744/*define for barrier field*/
4745#define SDMA_AQL_PKT_BARRIER_OR_HEADER_barrier_offset 0
4746#define SDMA_AQL_PKT_BARRIER_OR_HEADER_barrier_mask 0x00000001
4747#define SDMA_AQL_PKT_BARRIER_OR_HEADER_barrier_shift 8
4748#define SDMA_AQL_PKT_BARRIER_OR_HEADER_BARRIER(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_HEADER_barrier_mask) << SDMA_AQL_PKT_BARRIER_OR_HEADER_barrier_shift)
4749
4750/*define for acquire_fence_scope field*/
4751#define SDMA_AQL_PKT_BARRIER_OR_HEADER_acquire_fence_scope_offset 0
4752#define SDMA_AQL_PKT_BARRIER_OR_HEADER_acquire_fence_scope_mask 0x00000003
4753#define SDMA_AQL_PKT_BARRIER_OR_HEADER_acquire_fence_scope_shift 9
4754#define SDMA_AQL_PKT_BARRIER_OR_HEADER_ACQUIRE_FENCE_SCOPE(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_HEADER_acquire_fence_scope_mask) << SDMA_AQL_PKT_BARRIER_OR_HEADER_acquire_fence_scope_shift)
4755
4756/*define for release_fence_scope field*/
4757#define SDMA_AQL_PKT_BARRIER_OR_HEADER_release_fence_scope_offset 0
4758#define SDMA_AQL_PKT_BARRIER_OR_HEADER_release_fence_scope_mask 0x00000003
4759#define SDMA_AQL_PKT_BARRIER_OR_HEADER_release_fence_scope_shift 11
4760#define SDMA_AQL_PKT_BARRIER_OR_HEADER_RELEASE_FENCE_SCOPE(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_HEADER_release_fence_scope_mask) << SDMA_AQL_PKT_BARRIER_OR_HEADER_release_fence_scope_shift)
4761
4762/*define for reserved field*/
4763#define SDMA_AQL_PKT_BARRIER_OR_HEADER_reserved_offset 0
4764#define SDMA_AQL_PKT_BARRIER_OR_HEADER_reserved_mask 0x00000007
4765#define SDMA_AQL_PKT_BARRIER_OR_HEADER_reserved_shift 13
4766#define SDMA_AQL_PKT_BARRIER_OR_HEADER_RESERVED(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_HEADER_reserved_mask) << SDMA_AQL_PKT_BARRIER_OR_HEADER_reserved_shift)
4767
4768/*define for op field*/
4769#define SDMA_AQL_PKT_BARRIER_OR_HEADER_op_offset 0
4770#define SDMA_AQL_PKT_BARRIER_OR_HEADER_op_mask 0x0000000F
4771#define SDMA_AQL_PKT_BARRIER_OR_HEADER_op_shift 16
4772#define SDMA_AQL_PKT_BARRIER_OR_HEADER_OP(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_HEADER_op_mask) << SDMA_AQL_PKT_BARRIER_OR_HEADER_op_shift)
4773
4774/*define for subop field*/
4775#define SDMA_AQL_PKT_BARRIER_OR_HEADER_subop_offset 0
4776#define SDMA_AQL_PKT_BARRIER_OR_HEADER_subop_mask 0x00000007
4777#define SDMA_AQL_PKT_BARRIER_OR_HEADER_subop_shift 20
4778#define SDMA_AQL_PKT_BARRIER_OR_HEADER_SUBOP(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_HEADER_subop_mask) << SDMA_AQL_PKT_BARRIER_OR_HEADER_subop_shift)
4779
4780/*define for RESERVED_DW1 word*/
4781/*define for reserved_dw1 field*/
4782#define SDMA_AQL_PKT_BARRIER_OR_RESERVED_DW1_reserved_dw1_offset 1
4783#define SDMA_AQL_PKT_BARRIER_OR_RESERVED_DW1_reserved_dw1_mask 0xFFFFFFFF
4784#define SDMA_AQL_PKT_BARRIER_OR_RESERVED_DW1_reserved_dw1_shift 0
4785#define SDMA_AQL_PKT_BARRIER_OR_RESERVED_DW1_RESERVED_DW1(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_RESERVED_DW1_reserved_dw1_mask) << SDMA_AQL_PKT_BARRIER_OR_RESERVED_DW1_reserved_dw1_shift)
4786
4787/*define for DEPENDENT_ADDR_0_LO word*/
4788/*define for dependent_addr_0_31_0 field*/
4789#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_0_LO_dependent_addr_0_31_0_offset 2
4790#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_0_LO_dependent_addr_0_31_0_mask 0xFFFFFFFF
4791#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_0_LO_dependent_addr_0_31_0_shift 0
4792#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_0_LO_DEPENDENT_ADDR_0_31_0(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_0_LO_dependent_addr_0_31_0_mask) << SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_0_LO_dependent_addr_0_31_0_shift)
4793
4794/*define for DEPENDENT_ADDR_0_HI word*/
4795/*define for dependent_addr_0_63_32 field*/
4796#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_0_HI_dependent_addr_0_63_32_offset 3
4797#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_0_HI_dependent_addr_0_63_32_mask 0xFFFFFFFF
4798#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_0_HI_dependent_addr_0_63_32_shift 0
4799#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_0_HI_DEPENDENT_ADDR_0_63_32(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_0_HI_dependent_addr_0_63_32_mask) << SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_0_HI_dependent_addr_0_63_32_shift)
4800
4801/*define for DEPENDENT_ADDR_1_LO word*/
4802/*define for dependent_addr_1_31_0 field*/
4803#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_1_LO_dependent_addr_1_31_0_offset 4
4804#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_1_LO_dependent_addr_1_31_0_mask 0xFFFFFFFF
4805#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_1_LO_dependent_addr_1_31_0_shift 0
4806#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_1_LO_DEPENDENT_ADDR_1_31_0(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_1_LO_dependent_addr_1_31_0_mask) << SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_1_LO_dependent_addr_1_31_0_shift)
4807
4808/*define for DEPENDENT_ADDR_1_HI word*/
4809/*define for dependent_addr_1_63_32 field*/
4810#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_1_HI_dependent_addr_1_63_32_offset 5
4811#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_1_HI_dependent_addr_1_63_32_mask 0xFFFFFFFF
4812#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_1_HI_dependent_addr_1_63_32_shift 0
4813#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_1_HI_DEPENDENT_ADDR_1_63_32(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_1_HI_dependent_addr_1_63_32_mask) << SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_1_HI_dependent_addr_1_63_32_shift)
4814
4815/*define for DEPENDENT_ADDR_2_LO word*/
4816/*define for dependent_addr_2_31_0 field*/
4817#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_2_LO_dependent_addr_2_31_0_offset 6
4818#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_2_LO_dependent_addr_2_31_0_mask 0xFFFFFFFF
4819#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_2_LO_dependent_addr_2_31_0_shift 0
4820#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_2_LO_DEPENDENT_ADDR_2_31_0(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_2_LO_dependent_addr_2_31_0_mask) << SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_2_LO_dependent_addr_2_31_0_shift)
4821
4822/*define for DEPENDENT_ADDR_2_HI word*/
4823/*define for dependent_addr_2_63_32 field*/
4824#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_2_HI_dependent_addr_2_63_32_offset 7
4825#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_2_HI_dependent_addr_2_63_32_mask 0xFFFFFFFF
4826#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_2_HI_dependent_addr_2_63_32_shift 0
4827#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_2_HI_DEPENDENT_ADDR_2_63_32(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_2_HI_dependent_addr_2_63_32_mask) << SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_2_HI_dependent_addr_2_63_32_shift)
4828
4829/*define for DEPENDENT_ADDR_3_LO word*/
4830/*define for dependent_addr_3_31_0 field*/
4831#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_3_LO_dependent_addr_3_31_0_offset 8
4832#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_3_LO_dependent_addr_3_31_0_mask 0xFFFFFFFF
4833#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_3_LO_dependent_addr_3_31_0_shift 0
4834#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_3_LO_DEPENDENT_ADDR_3_31_0(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_3_LO_dependent_addr_3_31_0_mask) << SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_3_LO_dependent_addr_3_31_0_shift)
4835
4836/*define for DEPENDENT_ADDR_3_HI word*/
4837/*define for dependent_addr_3_63_32 field*/
4838#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_3_HI_dependent_addr_3_63_32_offset 9
4839#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_3_HI_dependent_addr_3_63_32_mask 0xFFFFFFFF
4840#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_3_HI_dependent_addr_3_63_32_shift 0
4841#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_3_HI_DEPENDENT_ADDR_3_63_32(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_3_HI_dependent_addr_3_63_32_mask) << SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_3_HI_dependent_addr_3_63_32_shift)
4842
4843/*define for DEPENDENT_ADDR_4_LO word*/
4844/*define for dependent_addr_4_31_0 field*/
4845#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_4_LO_dependent_addr_4_31_0_offset 10
4846#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_4_LO_dependent_addr_4_31_0_mask 0xFFFFFFFF
4847#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_4_LO_dependent_addr_4_31_0_shift 0
4848#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_4_LO_DEPENDENT_ADDR_4_31_0(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_4_LO_dependent_addr_4_31_0_mask) << SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_4_LO_dependent_addr_4_31_0_shift)
4849
4850/*define for DEPENDENT_ADDR_4_HI word*/
4851/*define for dependent_addr_4_63_32 field*/
4852#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_4_HI_dependent_addr_4_63_32_offset 11
4853#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_4_HI_dependent_addr_4_63_32_mask 0xFFFFFFFF
4854#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_4_HI_dependent_addr_4_63_32_shift 0
4855#define SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_4_HI_DEPENDENT_ADDR_4_63_32(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_4_HI_dependent_addr_4_63_32_mask) << SDMA_AQL_PKT_BARRIER_OR_DEPENDENT_ADDR_4_HI_dependent_addr_4_63_32_shift)
4856
4857/*define for RESERVED_DW12 word*/
4858/*define for reserved_dw12 field*/
4859#define SDMA_AQL_PKT_BARRIER_OR_RESERVED_DW12_reserved_dw12_offset 12
4860#define SDMA_AQL_PKT_BARRIER_OR_RESERVED_DW12_reserved_dw12_mask 0xFFFFFFFF
4861#define SDMA_AQL_PKT_BARRIER_OR_RESERVED_DW12_reserved_dw12_shift 0
4862#define SDMA_AQL_PKT_BARRIER_OR_RESERVED_DW12_RESERVED_DW12(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_RESERVED_DW12_reserved_dw12_mask) << SDMA_AQL_PKT_BARRIER_OR_RESERVED_DW12_reserved_dw12_shift)
4863
4864/*define for RESERVED_DW13 word*/
4865/*define for reserved_dw13 field*/
4866#define SDMA_AQL_PKT_BARRIER_OR_RESERVED_DW13_reserved_dw13_offset 13
4867#define SDMA_AQL_PKT_BARRIER_OR_RESERVED_DW13_reserved_dw13_mask 0xFFFFFFFF
4868#define SDMA_AQL_PKT_BARRIER_OR_RESERVED_DW13_reserved_dw13_shift 0
4869#define SDMA_AQL_PKT_BARRIER_OR_RESERVED_DW13_RESERVED_DW13(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_RESERVED_DW13_reserved_dw13_mask) << SDMA_AQL_PKT_BARRIER_OR_RESERVED_DW13_reserved_dw13_shift)
4870
4871/*define for COMPLETION_SIGNAL_LO word*/
4872/*define for completion_signal_31_0 field*/
4873#define SDMA_AQL_PKT_BARRIER_OR_COMPLETION_SIGNAL_LO_completion_signal_31_0_offset 14
4874#define SDMA_AQL_PKT_BARRIER_OR_COMPLETION_SIGNAL_LO_completion_signal_31_0_mask 0xFFFFFFFF
4875#define SDMA_AQL_PKT_BARRIER_OR_COMPLETION_SIGNAL_LO_completion_signal_31_0_shift 0
4876#define SDMA_AQL_PKT_BARRIER_OR_COMPLETION_SIGNAL_LO_COMPLETION_SIGNAL_31_0(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_COMPLETION_SIGNAL_LO_completion_signal_31_0_mask) << SDMA_AQL_PKT_BARRIER_OR_COMPLETION_SIGNAL_LO_completion_signal_31_0_shift)
4877
4878/*define for COMPLETION_SIGNAL_HI word*/
4879/*define for completion_signal_63_32 field*/
4880#define SDMA_AQL_PKT_BARRIER_OR_COMPLETION_SIGNAL_HI_completion_signal_63_32_offset 15
4881#define SDMA_AQL_PKT_BARRIER_OR_COMPLETION_SIGNAL_HI_completion_signal_63_32_mask 0xFFFFFFFF
4882#define SDMA_AQL_PKT_BARRIER_OR_COMPLETION_SIGNAL_HI_completion_signal_63_32_shift 0
4883#define SDMA_AQL_PKT_BARRIER_OR_COMPLETION_SIGNAL_HI_COMPLETION_SIGNAL_63_32(x) (((x) & SDMA_AQL_PKT_BARRIER_OR_COMPLETION_SIGNAL_HI_completion_signal_63_32_mask) << SDMA_AQL_PKT_BARRIER_OR_COMPLETION_SIGNAL_HI_completion_signal_63_32_shift)
4884
4885
4886#endif /* __NAVI10_SDMA_PKT_OPEN_H_ */