Loading...
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * Copyright (C) 2016, Semihalf
4 * Author: Tomasz Nowicki <tn@semihalf.com>
5 */
6
7#ifndef __ACPI_IORT_H__
8#define __ACPI_IORT_H__
9
10#include <linux/acpi.h>
11#include <linux/fwnode.h>
12#include <linux/irqdomain.h>
13
14#define IORT_IRQ_MASK(irq) (irq & 0xffffffffULL)
15#define IORT_IRQ_TRIGGER_MASK(irq) ((irq >> 32) & 0xffffffffULL)
16
17/*
18 * PMCG model identifiers for use in smmu pmu driver. Please note
19 * that this is purely for the use of software and has nothing to
20 * do with hardware or with IORT specification.
21 */
22#define IORT_SMMU_V3_PMCG_GENERIC 0x00000000 /* Generic SMMUv3 PMCG */
23#define IORT_SMMU_V3_PMCG_HISI_HIP08 0x00000001 /* HiSilicon HIP08 PMCG */
24
25int iort_register_domain_token(int trans_id, phys_addr_t base,
26 struct fwnode_handle *fw_node);
27void iort_deregister_domain_token(int trans_id);
28struct fwnode_handle *iort_find_domain_token(int trans_id);
29#ifdef CONFIG_ACPI_IORT
30void acpi_iort_init(void);
31u32 iort_msi_map_id(struct device *dev, u32 id);
32struct irq_domain *iort_get_device_domain(struct device *dev, u32 id,
33 enum irq_domain_bus_token bus_token);
34void acpi_configure_pmsi_domain(struct device *dev);
35int iort_pmsi_get_dev_id(struct device *dev, u32 *dev_id);
36/* IOMMU interface */
37void iort_dma_setup(struct device *dev, u64 *dma_addr, u64 *size);
38const struct iommu_ops *iort_iommu_configure_id(struct device *dev,
39 const u32 *id_in);
40int iort_iommu_msi_get_resv_regions(struct device *dev, struct list_head *head);
41#else
42static inline void acpi_iort_init(void) { }
43static inline u32 iort_msi_map_id(struct device *dev, u32 id)
44{ return id; }
45static inline struct irq_domain *iort_get_device_domain(
46 struct device *dev, u32 id, enum irq_domain_bus_token bus_token)
47{ return NULL; }
48static inline void acpi_configure_pmsi_domain(struct device *dev) { }
49/* IOMMU interface */
50static inline void iort_dma_setup(struct device *dev, u64 *dma_addr,
51 u64 *size) { }
52static inline const struct iommu_ops *iort_iommu_configure_id(
53 struct device *dev, const u32 *id_in)
54{ return NULL; }
55static inline
56int iort_iommu_msi_get_resv_regions(struct device *dev, struct list_head *head)
57{ return 0; }
58#endif
59
60#endif /* __ACPI_IORT_H__ */
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * Copyright (C) 2016, Semihalf
4 * Author: Tomasz Nowicki <tn@semihalf.com>
5 */
6
7#ifndef __ACPI_IORT_H__
8#define __ACPI_IORT_H__
9
10#include <linux/acpi.h>
11#include <linux/fwnode.h>
12#include <linux/irqdomain.h>
13
14#define IORT_IRQ_MASK(irq) (irq & 0xffffffffULL)
15#define IORT_IRQ_TRIGGER_MASK(irq) ((irq >> 32) & 0xffffffffULL)
16
17/*
18 * PMCG model identifiers for use in smmu pmu driver. Please note
19 * that this is purely for the use of software and has nothing to
20 * do with hardware or with IORT specification.
21 */
22#define IORT_SMMU_V3_PMCG_GENERIC 0x00000000 /* Generic SMMUv3 PMCG */
23#define IORT_SMMU_V3_PMCG_HISI_HIP08 0x00000001 /* HiSilicon HIP08 PMCG */
24#define IORT_SMMU_V3_PMCG_HISI_HIP09 0x00000002 /* HiSilicon HIP09 PMCG */
25
26int iort_register_domain_token(int trans_id, phys_addr_t base,
27 struct fwnode_handle *fw_node);
28void iort_deregister_domain_token(int trans_id);
29struct fwnode_handle *iort_find_domain_token(int trans_id);
30int iort_pmsi_get_dev_id(struct device *dev, u32 *dev_id);
31
32#ifdef CONFIG_ACPI_IORT
33u32 iort_msi_map_id(struct device *dev, u32 id);
34struct irq_domain *iort_get_device_domain(struct device *dev, u32 id,
35 enum irq_domain_bus_token bus_token);
36void acpi_configure_pmsi_domain(struct device *dev);
37void iort_get_rmr_sids(struct fwnode_handle *iommu_fwnode,
38 struct list_head *head);
39void iort_put_rmr_sids(struct fwnode_handle *iommu_fwnode,
40 struct list_head *head);
41/* IOMMU interface */
42int iort_dma_get_ranges(struct device *dev, u64 *size);
43int iort_iommu_configure_id(struct device *dev, const u32 *id_in);
44void iort_iommu_get_resv_regions(struct device *dev, struct list_head *head);
45phys_addr_t acpi_iort_dma_get_max_cpu_address(void);
46#else
47static inline u32 iort_msi_map_id(struct device *dev, u32 id)
48{ return id; }
49static inline struct irq_domain *iort_get_device_domain(
50 struct device *dev, u32 id, enum irq_domain_bus_token bus_token)
51{ return NULL; }
52static inline void acpi_configure_pmsi_domain(struct device *dev) { }
53static inline
54void iort_get_rmr_sids(struct fwnode_handle *iommu_fwnode, struct list_head *head) { }
55static inline
56void iort_put_rmr_sids(struct fwnode_handle *iommu_fwnode, struct list_head *head) { }
57/* IOMMU interface */
58static inline int iort_dma_get_ranges(struct device *dev, u64 *size)
59{ return -ENODEV; }
60static inline int iort_iommu_configure_id(struct device *dev, const u32 *id_in)
61{ return -ENODEV; }
62static inline
63void iort_iommu_get_resv_regions(struct device *dev, struct list_head *head)
64{ }
65
66static inline phys_addr_t acpi_iort_dma_get_max_cpu_address(void)
67{ return PHYS_ADDR_MAX; }
68#endif
69
70#endif /* __ACPI_IORT_H__ */