Loading...
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * Common boot and setup code for both 32-bit and 64-bit.
4 * Extracted from arch/powerpc/kernel/setup_64.c.
5 *
6 * Copyright (C) 2001 PPC64 Team, IBM Corp
7 */
8
9#undef DEBUG
10
11#include <linux/export.h>
12#include <linux/string.h>
13#include <linux/sched.h>
14#include <linux/init.h>
15#include <linux/kernel.h>
16#include <linux/reboot.h>
17#include <linux/delay.h>
18#include <linux/initrd.h>
19#include <linux/platform_device.h>
20#include <linux/seq_file.h>
21#include <linux/ioport.h>
22#include <linux/console.h>
23#include <linux/screen_info.h>
24#include <linux/root_dev.h>
25#include <linux/notifier.h>
26#include <linux/cpu.h>
27#include <linux/unistd.h>
28#include <linux/serial.h>
29#include <linux/serial_8250.h>
30#include <linux/percpu.h>
31#include <linux/memblock.h>
32#include <linux/of_platform.h>
33#include <linux/hugetlb.h>
34#include <linux/pgtable.h>
35#include <asm/debugfs.h>
36#include <asm/io.h>
37#include <asm/paca.h>
38#include <asm/prom.h>
39#include <asm/processor.h>
40#include <asm/vdso_datapage.h>
41#include <asm/smp.h>
42#include <asm/elf.h>
43#include <asm/machdep.h>
44#include <asm/time.h>
45#include <asm/cputable.h>
46#include <asm/sections.h>
47#include <asm/firmware.h>
48#include <asm/btext.h>
49#include <asm/nvram.h>
50#include <asm/setup.h>
51#include <asm/rtas.h>
52#include <asm/iommu.h>
53#include <asm/serial.h>
54#include <asm/cache.h>
55#include <asm/page.h>
56#include <asm/mmu.h>
57#include <asm/xmon.h>
58#include <asm/cputhreads.h>
59#include <mm/mmu_decl.h>
60#include <asm/fadump.h>
61#include <asm/udbg.h>
62#include <asm/hugetlb.h>
63#include <asm/livepatch.h>
64#include <asm/mmu_context.h>
65#include <asm/cpu_has_feature.h>
66#include <asm/kasan.h>
67
68#include "setup.h"
69
70#ifdef DEBUG
71#include <asm/udbg.h>
72#define DBG(fmt...) udbg_printf(fmt)
73#else
74#define DBG(fmt...)
75#endif
76
77/* The main machine-dep calls structure
78 */
79struct machdep_calls ppc_md;
80EXPORT_SYMBOL(ppc_md);
81struct machdep_calls *machine_id;
82EXPORT_SYMBOL(machine_id);
83
84int boot_cpuid = -1;
85EXPORT_SYMBOL_GPL(boot_cpuid);
86
87/*
88 * These are used in binfmt_elf.c to put aux entries on the stack
89 * for each elf executable being started.
90 */
91int dcache_bsize;
92int icache_bsize;
93int ucache_bsize;
94
95
96unsigned long klimit = (unsigned long) _end;
97
98/*
99 * This still seems to be needed... -- paulus
100 */
101struct screen_info screen_info = {
102 .orig_x = 0,
103 .orig_y = 25,
104 .orig_video_cols = 80,
105 .orig_video_lines = 25,
106 .orig_video_isVGA = 1,
107 .orig_video_points = 16
108};
109#if defined(CONFIG_FB_VGA16_MODULE)
110EXPORT_SYMBOL(screen_info);
111#endif
112
113/* Variables required to store legacy IO irq routing */
114int of_i8042_kbd_irq;
115EXPORT_SYMBOL_GPL(of_i8042_kbd_irq);
116int of_i8042_aux_irq;
117EXPORT_SYMBOL_GPL(of_i8042_aux_irq);
118
119#ifdef __DO_IRQ_CANON
120/* XXX should go elsewhere eventually */
121int ppc_do_canonicalize_irqs;
122EXPORT_SYMBOL(ppc_do_canonicalize_irqs);
123#endif
124
125#ifdef CONFIG_CRASH_CORE
126/* This keeps a track of which one is the crashing cpu. */
127int crashing_cpu = -1;
128#endif
129
130/* also used by kexec */
131void machine_shutdown(void)
132{
133 /*
134 * if fadump is active, cleanup the fadump registration before we
135 * shutdown.
136 */
137 fadump_cleanup();
138
139 if (ppc_md.machine_shutdown)
140 ppc_md.machine_shutdown();
141}
142
143static void machine_hang(void)
144{
145 pr_emerg("System Halted, OK to turn off power\n");
146 local_irq_disable();
147 while (1)
148 ;
149}
150
151void machine_restart(char *cmd)
152{
153 machine_shutdown();
154 if (ppc_md.restart)
155 ppc_md.restart(cmd);
156
157 smp_send_stop();
158
159 do_kernel_restart(cmd);
160 mdelay(1000);
161
162 machine_hang();
163}
164
165void machine_power_off(void)
166{
167 machine_shutdown();
168 if (pm_power_off)
169 pm_power_off();
170
171 smp_send_stop();
172 machine_hang();
173}
174/* Used by the G5 thermal driver */
175EXPORT_SYMBOL_GPL(machine_power_off);
176
177void (*pm_power_off)(void);
178EXPORT_SYMBOL_GPL(pm_power_off);
179
180void machine_halt(void)
181{
182 machine_shutdown();
183 if (ppc_md.halt)
184 ppc_md.halt();
185
186 smp_send_stop();
187 machine_hang();
188}
189
190#ifdef CONFIG_SMP
191DEFINE_PER_CPU(unsigned int, cpu_pvr);
192#endif
193
194static void show_cpuinfo_summary(struct seq_file *m)
195{
196 struct device_node *root;
197 const char *model = NULL;
198 unsigned long bogosum = 0;
199 int i;
200
201 if (IS_ENABLED(CONFIG_SMP) && IS_ENABLED(CONFIG_PPC32)) {
202 for_each_online_cpu(i)
203 bogosum += loops_per_jiffy;
204 seq_printf(m, "total bogomips\t: %lu.%02lu\n",
205 bogosum / (500000 / HZ), bogosum / (5000 / HZ) % 100);
206 }
207 seq_printf(m, "timebase\t: %lu\n", ppc_tb_freq);
208 if (ppc_md.name)
209 seq_printf(m, "platform\t: %s\n", ppc_md.name);
210 root = of_find_node_by_path("/");
211 if (root)
212 model = of_get_property(root, "model", NULL);
213 if (model)
214 seq_printf(m, "model\t\t: %s\n", model);
215 of_node_put(root);
216
217 if (ppc_md.show_cpuinfo != NULL)
218 ppc_md.show_cpuinfo(m);
219
220 /* Display the amount of memory */
221 if (IS_ENABLED(CONFIG_PPC32))
222 seq_printf(m, "Memory\t\t: %d MB\n",
223 (unsigned int)(total_memory / (1024 * 1024)));
224}
225
226static int show_cpuinfo(struct seq_file *m, void *v)
227{
228 unsigned long cpu_id = (unsigned long)v - 1;
229 unsigned int pvr;
230 unsigned long proc_freq;
231 unsigned short maj;
232 unsigned short min;
233
234#ifdef CONFIG_SMP
235 pvr = per_cpu(cpu_pvr, cpu_id);
236#else
237 pvr = mfspr(SPRN_PVR);
238#endif
239 maj = (pvr >> 8) & 0xFF;
240 min = pvr & 0xFF;
241
242 seq_printf(m, "processor\t: %lu\n", cpu_id);
243 seq_printf(m, "cpu\t\t: ");
244
245 if (cur_cpu_spec->pvr_mask && cur_cpu_spec->cpu_name)
246 seq_printf(m, "%s", cur_cpu_spec->cpu_name);
247 else
248 seq_printf(m, "unknown (%08x)", pvr);
249
250 if (cpu_has_feature(CPU_FTR_ALTIVEC))
251 seq_printf(m, ", altivec supported");
252
253 seq_printf(m, "\n");
254
255#ifdef CONFIG_TAU
256 if (cpu_has_feature(CPU_FTR_TAU)) {
257 if (IS_ENABLED(CONFIG_TAU_AVERAGE)) {
258 /* more straightforward, but potentially misleading */
259 seq_printf(m, "temperature \t: %u C (uncalibrated)\n",
260 cpu_temp(cpu_id));
261 } else {
262 /* show the actual temp sensor range */
263 u32 temp;
264 temp = cpu_temp_both(cpu_id);
265 seq_printf(m, "temperature \t: %u-%u C (uncalibrated)\n",
266 temp & 0xff, temp >> 16);
267 }
268 }
269#endif /* CONFIG_TAU */
270
271 /*
272 * Platforms that have variable clock rates, should implement
273 * the method ppc_md.get_proc_freq() that reports the clock
274 * rate of a given cpu. The rest can use ppc_proc_freq to
275 * report the clock rate that is same across all cpus.
276 */
277 if (ppc_md.get_proc_freq)
278 proc_freq = ppc_md.get_proc_freq(cpu_id);
279 else
280 proc_freq = ppc_proc_freq;
281
282 if (proc_freq)
283 seq_printf(m, "clock\t\t: %lu.%06luMHz\n",
284 proc_freq / 1000000, proc_freq % 1000000);
285
286 if (ppc_md.show_percpuinfo != NULL)
287 ppc_md.show_percpuinfo(m, cpu_id);
288
289 /* If we are a Freescale core do a simple check so
290 * we dont have to keep adding cases in the future */
291 if (PVR_VER(pvr) & 0x8000) {
292 switch (PVR_VER(pvr)) {
293 case 0x8000: /* 7441/7450/7451, Voyager */
294 case 0x8001: /* 7445/7455, Apollo 6 */
295 case 0x8002: /* 7447/7457, Apollo 7 */
296 case 0x8003: /* 7447A, Apollo 7 PM */
297 case 0x8004: /* 7448, Apollo 8 */
298 case 0x800c: /* 7410, Nitro */
299 maj = ((pvr >> 8) & 0xF);
300 min = PVR_MIN(pvr);
301 break;
302 default: /* e500/book-e */
303 maj = PVR_MAJ(pvr);
304 min = PVR_MIN(pvr);
305 break;
306 }
307 } else {
308 switch (PVR_VER(pvr)) {
309 case 0x1008: /* 740P/750P ?? */
310 maj = ((pvr >> 8) & 0xFF) - 1;
311 min = pvr & 0xFF;
312 break;
313 case 0x004e: /* POWER9 bits 12-15 give chip type */
314 case 0x0080: /* POWER10 bit 12 gives SMT8/4 */
315 maj = (pvr >> 8) & 0x0F;
316 min = pvr & 0xFF;
317 break;
318 default:
319 maj = (pvr >> 8) & 0xFF;
320 min = pvr & 0xFF;
321 break;
322 }
323 }
324
325 seq_printf(m, "revision\t: %hd.%hd (pvr %04x %04x)\n",
326 maj, min, PVR_VER(pvr), PVR_REV(pvr));
327
328 if (IS_ENABLED(CONFIG_PPC32))
329 seq_printf(m, "bogomips\t: %lu.%02lu\n", loops_per_jiffy / (500000 / HZ),
330 (loops_per_jiffy / (5000 / HZ)) % 100);
331
332 seq_printf(m, "\n");
333
334 /* If this is the last cpu, print the summary */
335 if (cpumask_next(cpu_id, cpu_online_mask) >= nr_cpu_ids)
336 show_cpuinfo_summary(m);
337
338 return 0;
339}
340
341static void *c_start(struct seq_file *m, loff_t *pos)
342{
343 if (*pos == 0) /* just in case, cpu 0 is not the first */
344 *pos = cpumask_first(cpu_online_mask);
345 else
346 *pos = cpumask_next(*pos - 1, cpu_online_mask);
347 if ((*pos) < nr_cpu_ids)
348 return (void *)(unsigned long)(*pos + 1);
349 return NULL;
350}
351
352static void *c_next(struct seq_file *m, void *v, loff_t *pos)
353{
354 (*pos)++;
355 return c_start(m, pos);
356}
357
358static void c_stop(struct seq_file *m, void *v)
359{
360}
361
362const struct seq_operations cpuinfo_op = {
363 .start = c_start,
364 .next = c_next,
365 .stop = c_stop,
366 .show = show_cpuinfo,
367};
368
369void __init check_for_initrd(void)
370{
371#ifdef CONFIG_BLK_DEV_INITRD
372 DBG(" -> check_for_initrd() initrd_start=0x%lx initrd_end=0x%lx\n",
373 initrd_start, initrd_end);
374
375 /* If we were passed an initrd, set the ROOT_DEV properly if the values
376 * look sensible. If not, clear initrd reference.
377 */
378 if (is_kernel_addr(initrd_start) && is_kernel_addr(initrd_end) &&
379 initrd_end > initrd_start)
380 ROOT_DEV = Root_RAM0;
381 else
382 initrd_start = initrd_end = 0;
383
384 if (initrd_start)
385 pr_info("Found initrd at 0x%lx:0x%lx\n", initrd_start, initrd_end);
386
387 DBG(" <- check_for_initrd()\n");
388#endif /* CONFIG_BLK_DEV_INITRD */
389}
390
391#ifdef CONFIG_SMP
392
393int threads_per_core, threads_per_subcore, threads_shift __read_mostly;
394cpumask_t threads_core_mask __read_mostly;
395EXPORT_SYMBOL_GPL(threads_per_core);
396EXPORT_SYMBOL_GPL(threads_per_subcore);
397EXPORT_SYMBOL_GPL(threads_shift);
398EXPORT_SYMBOL_GPL(threads_core_mask);
399
400static void __init cpu_init_thread_core_maps(int tpc)
401{
402 int i;
403
404 threads_per_core = tpc;
405 threads_per_subcore = tpc;
406 cpumask_clear(&threads_core_mask);
407
408 /* This implementation only supports power of 2 number of threads
409 * for simplicity and performance
410 */
411 threads_shift = ilog2(tpc);
412 BUG_ON(tpc != (1 << threads_shift));
413
414 for (i = 0; i < tpc; i++)
415 cpumask_set_cpu(i, &threads_core_mask);
416
417 printk(KERN_INFO "CPU maps initialized for %d thread%s per core\n",
418 tpc, tpc > 1 ? "s" : "");
419 printk(KERN_DEBUG " (thread shift is %d)\n", threads_shift);
420}
421
422
423u32 *cpu_to_phys_id = NULL;
424
425/**
426 * setup_cpu_maps - initialize the following cpu maps:
427 * cpu_possible_mask
428 * cpu_present_mask
429 *
430 * Having the possible map set up early allows us to restrict allocations
431 * of things like irqstacks to nr_cpu_ids rather than NR_CPUS.
432 *
433 * We do not initialize the online map here; cpus set their own bits in
434 * cpu_online_mask as they come up.
435 *
436 * This function is valid only for Open Firmware systems. finish_device_tree
437 * must be called before using this.
438 *
439 * While we're here, we may as well set the "physical" cpu ids in the paca.
440 *
441 * NOTE: This must match the parsing done in early_init_dt_scan_cpus.
442 */
443void __init smp_setup_cpu_maps(void)
444{
445 struct device_node *dn;
446 int cpu = 0;
447 int nthreads = 1;
448
449 DBG("smp_setup_cpu_maps()\n");
450
451 cpu_to_phys_id = memblock_alloc(nr_cpu_ids * sizeof(u32),
452 __alignof__(u32));
453 if (!cpu_to_phys_id)
454 panic("%s: Failed to allocate %zu bytes align=0x%zx\n",
455 __func__, nr_cpu_ids * sizeof(u32), __alignof__(u32));
456
457 for_each_node_by_type(dn, "cpu") {
458 const __be32 *intserv;
459 __be32 cpu_be;
460 int j, len;
461
462 DBG(" * %pOF...\n", dn);
463
464 intserv = of_get_property(dn, "ibm,ppc-interrupt-server#s",
465 &len);
466 if (intserv) {
467 DBG(" ibm,ppc-interrupt-server#s -> %d threads\n",
468 nthreads);
469 } else {
470 DBG(" no ibm,ppc-interrupt-server#s -> 1 thread\n");
471 intserv = of_get_property(dn, "reg", &len);
472 if (!intserv) {
473 cpu_be = cpu_to_be32(cpu);
474 /* XXX: what is this? uninitialized?? */
475 intserv = &cpu_be; /* assume logical == phys */
476 len = 4;
477 }
478 }
479
480 nthreads = len / sizeof(int);
481
482 for (j = 0; j < nthreads && cpu < nr_cpu_ids; j++) {
483 bool avail;
484
485 DBG(" thread %d -> cpu %d (hard id %d)\n",
486 j, cpu, be32_to_cpu(intserv[j]));
487
488 avail = of_device_is_available(dn);
489 if (!avail)
490 avail = !of_property_match_string(dn,
491 "enable-method", "spin-table");
492
493 set_cpu_present(cpu, avail);
494 set_cpu_possible(cpu, true);
495 cpu_to_phys_id[cpu] = be32_to_cpu(intserv[j]);
496 cpu++;
497 }
498
499 if (cpu >= nr_cpu_ids) {
500 of_node_put(dn);
501 break;
502 }
503 }
504
505 /* If no SMT supported, nthreads is forced to 1 */
506 if (!cpu_has_feature(CPU_FTR_SMT)) {
507 DBG(" SMT disabled ! nthreads forced to 1\n");
508 nthreads = 1;
509 }
510
511#ifdef CONFIG_PPC64
512 /*
513 * On pSeries LPAR, we need to know how many cpus
514 * could possibly be added to this partition.
515 */
516 if (firmware_has_feature(FW_FEATURE_LPAR) &&
517 (dn = of_find_node_by_path("/rtas"))) {
518 int num_addr_cell, num_size_cell, maxcpus;
519 const __be32 *ireg;
520
521 num_addr_cell = of_n_addr_cells(dn);
522 num_size_cell = of_n_size_cells(dn);
523
524 ireg = of_get_property(dn, "ibm,lrdr-capacity", NULL);
525
526 if (!ireg)
527 goto out;
528
529 maxcpus = be32_to_cpup(ireg + num_addr_cell + num_size_cell);
530
531 /* Double maxcpus for processors which have SMT capability */
532 if (cpu_has_feature(CPU_FTR_SMT))
533 maxcpus *= nthreads;
534
535 if (maxcpus > nr_cpu_ids) {
536 printk(KERN_WARNING
537 "Partition configured for %d cpus, "
538 "operating system maximum is %u.\n",
539 maxcpus, nr_cpu_ids);
540 maxcpus = nr_cpu_ids;
541 } else
542 printk(KERN_INFO "Partition configured for %d cpus.\n",
543 maxcpus);
544
545 for (cpu = 0; cpu < maxcpus; cpu++)
546 set_cpu_possible(cpu, true);
547 out:
548 of_node_put(dn);
549 }
550 vdso_data->processorCount = num_present_cpus();
551#endif /* CONFIG_PPC64 */
552
553 /* Initialize CPU <=> thread mapping/
554 *
555 * WARNING: We assume that the number of threads is the same for
556 * every CPU in the system. If that is not the case, then some code
557 * here will have to be reworked
558 */
559 cpu_init_thread_core_maps(nthreads);
560
561 /* Now that possible cpus are set, set nr_cpu_ids for later use */
562 setup_nr_cpu_ids();
563
564 free_unused_pacas();
565}
566#endif /* CONFIG_SMP */
567
568#ifdef CONFIG_PCSPKR_PLATFORM
569static __init int add_pcspkr(void)
570{
571 struct device_node *np;
572 struct platform_device *pd;
573 int ret;
574
575 np = of_find_compatible_node(NULL, NULL, "pnpPNP,100");
576 of_node_put(np);
577 if (!np)
578 return -ENODEV;
579
580 pd = platform_device_alloc("pcspkr", -1);
581 if (!pd)
582 return -ENOMEM;
583
584 ret = platform_device_add(pd);
585 if (ret)
586 platform_device_put(pd);
587
588 return ret;
589}
590device_initcall(add_pcspkr);
591#endif /* CONFIG_PCSPKR_PLATFORM */
592
593void probe_machine(void)
594{
595 extern struct machdep_calls __machine_desc_start;
596 extern struct machdep_calls __machine_desc_end;
597 unsigned int i;
598
599 /*
600 * Iterate all ppc_md structures until we find the proper
601 * one for the current machine type
602 */
603 DBG("Probing machine type ...\n");
604
605 /*
606 * Check ppc_md is empty, if not we have a bug, ie, we setup an
607 * entry before probe_machine() which will be overwritten
608 */
609 for (i = 0; i < (sizeof(ppc_md) / sizeof(void *)); i++) {
610 if (((void **)&ppc_md)[i]) {
611 printk(KERN_ERR "Entry %d in ppc_md non empty before"
612 " machine probe !\n", i);
613 }
614 }
615
616 for (machine_id = &__machine_desc_start;
617 machine_id < &__machine_desc_end;
618 machine_id++) {
619 DBG(" %s ...", machine_id->name);
620 memcpy(&ppc_md, machine_id, sizeof(struct machdep_calls));
621 if (ppc_md.probe()) {
622 DBG(" match !\n");
623 break;
624 }
625 DBG("\n");
626 }
627 /* What can we do if we didn't find ? */
628 if (machine_id >= &__machine_desc_end) {
629 pr_err("No suitable machine description found !\n");
630 for (;;);
631 }
632
633 printk(KERN_INFO "Using %s machine description\n", ppc_md.name);
634}
635
636/* Match a class of boards, not a specific device configuration. */
637int check_legacy_ioport(unsigned long base_port)
638{
639 struct device_node *parent, *np = NULL;
640 int ret = -ENODEV;
641
642 switch(base_port) {
643 case I8042_DATA_REG:
644 if (!(np = of_find_compatible_node(NULL, NULL, "pnpPNP,303")))
645 np = of_find_compatible_node(NULL, NULL, "pnpPNP,f03");
646 if (np) {
647 parent = of_get_parent(np);
648
649 of_i8042_kbd_irq = irq_of_parse_and_map(parent, 0);
650 if (!of_i8042_kbd_irq)
651 of_i8042_kbd_irq = 1;
652
653 of_i8042_aux_irq = irq_of_parse_and_map(parent, 1);
654 if (!of_i8042_aux_irq)
655 of_i8042_aux_irq = 12;
656
657 of_node_put(np);
658 np = parent;
659 break;
660 }
661 np = of_find_node_by_type(NULL, "8042");
662 /* Pegasos has no device_type on its 8042 node, look for the
663 * name instead */
664 if (!np)
665 np = of_find_node_by_name(NULL, "8042");
666 if (np) {
667 of_i8042_kbd_irq = 1;
668 of_i8042_aux_irq = 12;
669 }
670 break;
671 case FDC_BASE: /* FDC1 */
672 np = of_find_node_by_type(NULL, "fdc");
673 break;
674 default:
675 /* ipmi is supposed to fail here */
676 break;
677 }
678 if (!np)
679 return ret;
680 parent = of_get_parent(np);
681 if (parent) {
682 if (of_node_is_type(parent, "isa"))
683 ret = 0;
684 of_node_put(parent);
685 }
686 of_node_put(np);
687 return ret;
688}
689EXPORT_SYMBOL(check_legacy_ioport);
690
691static int ppc_panic_event(struct notifier_block *this,
692 unsigned long event, void *ptr)
693{
694 /*
695 * panic does a local_irq_disable, but we really
696 * want interrupts to be hard disabled.
697 */
698 hard_irq_disable();
699
700 /*
701 * If firmware-assisted dump has been registered then trigger
702 * firmware-assisted dump and let firmware handle everything else.
703 */
704 crash_fadump(NULL, ptr);
705 if (ppc_md.panic)
706 ppc_md.panic(ptr); /* May not return */
707 return NOTIFY_DONE;
708}
709
710static struct notifier_block ppc_panic_block = {
711 .notifier_call = ppc_panic_event,
712 .priority = INT_MIN /* may not return; must be done last */
713};
714
715/*
716 * Dump out kernel offset information on panic.
717 */
718static int dump_kernel_offset(struct notifier_block *self, unsigned long v,
719 void *p)
720{
721 pr_emerg("Kernel Offset: 0x%lx from 0x%lx\n",
722 kaslr_offset(), KERNELBASE);
723
724 return 0;
725}
726
727static struct notifier_block kernel_offset_notifier = {
728 .notifier_call = dump_kernel_offset
729};
730
731void __init setup_panic(void)
732{
733 if (IS_ENABLED(CONFIG_RANDOMIZE_BASE) && kaslr_offset() > 0)
734 atomic_notifier_chain_register(&panic_notifier_list,
735 &kernel_offset_notifier);
736
737 /* PPC64 always does a hard irq disable in its panic handler */
738 if (!IS_ENABLED(CONFIG_PPC64) && !ppc_md.panic)
739 return;
740 atomic_notifier_chain_register(&panic_notifier_list, &ppc_panic_block);
741}
742
743#ifdef CONFIG_CHECK_CACHE_COHERENCY
744/*
745 * For platforms that have configurable cache-coherency. This function
746 * checks that the cache coherency setting of the kernel matches the setting
747 * left by the firmware, as indicated in the device tree. Since a mismatch
748 * will eventually result in DMA failures, we print * and error and call
749 * BUG() in that case.
750 */
751
752#define KERNEL_COHERENCY (!IS_ENABLED(CONFIG_NOT_COHERENT_CACHE))
753
754static int __init check_cache_coherency(void)
755{
756 struct device_node *np;
757 const void *prop;
758 bool devtree_coherency;
759
760 np = of_find_node_by_path("/");
761 prop = of_get_property(np, "coherency-off", NULL);
762 of_node_put(np);
763
764 devtree_coherency = prop ? false : true;
765
766 if (devtree_coherency != KERNEL_COHERENCY) {
767 printk(KERN_ERR
768 "kernel coherency:%s != device tree_coherency:%s\n",
769 KERNEL_COHERENCY ? "on" : "off",
770 devtree_coherency ? "on" : "off");
771 BUG();
772 }
773
774 return 0;
775}
776
777late_initcall(check_cache_coherency);
778#endif /* CONFIG_CHECK_CACHE_COHERENCY */
779
780#ifdef CONFIG_DEBUG_FS
781struct dentry *powerpc_debugfs_root;
782EXPORT_SYMBOL(powerpc_debugfs_root);
783
784static int powerpc_debugfs_init(void)
785{
786 powerpc_debugfs_root = debugfs_create_dir("powerpc", NULL);
787 return 0;
788}
789arch_initcall(powerpc_debugfs_init);
790#endif
791
792void ppc_printk_progress(char *s, unsigned short hex)
793{
794 pr_info("%s\n", s);
795}
796
797static __init void print_system_info(void)
798{
799 pr_info("-----------------------------------------------------\n");
800 pr_info("phys_mem_size = 0x%llx\n",
801 (unsigned long long)memblock_phys_mem_size());
802
803 pr_info("dcache_bsize = 0x%x\n", dcache_bsize);
804 pr_info("icache_bsize = 0x%x\n", icache_bsize);
805 if (ucache_bsize != 0)
806 pr_info("ucache_bsize = 0x%x\n", ucache_bsize);
807
808 pr_info("cpu_features = 0x%016lx\n", cur_cpu_spec->cpu_features);
809 pr_info(" possible = 0x%016lx\n",
810 (unsigned long)CPU_FTRS_POSSIBLE);
811 pr_info(" always = 0x%016lx\n",
812 (unsigned long)CPU_FTRS_ALWAYS);
813 pr_info("cpu_user_features = 0x%08x 0x%08x\n",
814 cur_cpu_spec->cpu_user_features,
815 cur_cpu_spec->cpu_user_features2);
816 pr_info("mmu_features = 0x%08x\n", cur_cpu_spec->mmu_features);
817#ifdef CONFIG_PPC64
818 pr_info("firmware_features = 0x%016lx\n", powerpc_firmware_features);
819#ifdef CONFIG_PPC_BOOK3S
820 pr_info("vmalloc start = 0x%lx\n", KERN_VIRT_START);
821 pr_info("IO start = 0x%lx\n", KERN_IO_START);
822 pr_info("vmemmap start = 0x%lx\n", (unsigned long)vmemmap);
823#endif
824#endif
825
826 if (!early_radix_enabled())
827 print_system_hash_info();
828
829 if (PHYSICAL_START > 0)
830 pr_info("physical_start = 0x%llx\n",
831 (unsigned long long)PHYSICAL_START);
832 pr_info("-----------------------------------------------------\n");
833}
834
835#ifdef CONFIG_SMP
836static void smp_setup_pacas(void)
837{
838 int cpu;
839
840 for_each_possible_cpu(cpu) {
841 if (cpu == smp_processor_id())
842 continue;
843 allocate_paca(cpu);
844 set_hard_smp_processor_id(cpu, cpu_to_phys_id[cpu]);
845 }
846
847 memblock_free(__pa(cpu_to_phys_id), nr_cpu_ids * sizeof(u32));
848 cpu_to_phys_id = NULL;
849}
850#endif
851
852/*
853 * Called into from start_kernel this initializes memblock, which is used
854 * to manage page allocation until mem_init is called.
855 */
856void __init setup_arch(char **cmdline_p)
857{
858 kasan_init();
859
860 *cmdline_p = boot_command_line;
861
862 /* Set a half-reasonable default so udelay does something sensible */
863 loops_per_jiffy = 500000000 / HZ;
864
865 /* Unflatten the device-tree passed by prom_init or kexec */
866 unflatten_device_tree();
867
868 /*
869 * Initialize cache line/block info from device-tree (on ppc64) or
870 * just cputable (on ppc32).
871 */
872 initialize_cache_info();
873
874 /* Initialize RTAS if available. */
875 rtas_initialize();
876
877 /* Check if we have an initrd provided via the device-tree. */
878 check_for_initrd();
879
880 /* Probe the machine type, establish ppc_md. */
881 probe_machine();
882
883 /* Setup panic notifier if requested by the platform. */
884 setup_panic();
885
886 /*
887 * Configure ppc_md.power_save (ppc32 only, 64-bit machines do
888 * it from their respective probe() function.
889 */
890 setup_power_save();
891
892 /* Discover standard serial ports. */
893 find_legacy_serial_ports();
894
895 /* Register early console with the printk subsystem. */
896 register_early_udbg_console();
897
898 /* Setup the various CPU maps based on the device-tree. */
899 smp_setup_cpu_maps();
900
901 /* Initialize xmon. */
902 xmon_setup();
903
904 /* Check the SMT related command line arguments (ppc64). */
905 check_smt_enabled();
906
907 /* Parse memory topology */
908 mem_topology_setup();
909
910 /*
911 * Release secondary cpus out of their spinloops at 0x60 now that
912 * we can map physical -> logical CPU ids.
913 *
914 * Freescale Book3e parts spin in a loop provided by firmware,
915 * so smp_release_cpus() does nothing for them.
916 */
917#ifdef CONFIG_SMP
918 smp_setup_pacas();
919
920 /* On BookE, setup per-core TLB data structures. */
921 setup_tlb_core_data();
922
923 smp_release_cpus();
924#endif
925
926 /* Print various info about the machine that has been gathered so far. */
927 print_system_info();
928
929 /* Reserve large chunks of memory for use by CMA for KVM. */
930 kvm_cma_reserve();
931
932 /* Reserve large chunks of memory for us by CMA for hugetlb */
933 gigantic_hugetlb_cma_reserve();
934
935 klp_init_thread_info(&init_task);
936
937 init_mm.start_code = (unsigned long)_stext;
938 init_mm.end_code = (unsigned long) _etext;
939 init_mm.end_data = (unsigned long) _edata;
940 init_mm.brk = klimit;
941
942 mm_iommu_init(&init_mm);
943 irqstack_early_init();
944 exc_lvl_early_init();
945 emergency_stack_init();
946
947 initmem_init();
948
949 early_memtest(min_low_pfn << PAGE_SHIFT, max_low_pfn << PAGE_SHIFT);
950
951 if (ppc_md.setup_arch)
952 ppc_md.setup_arch();
953
954 setup_barrier_nospec();
955 setup_spectre_v2();
956
957 paging_init();
958
959 /* Initialize the MMU context management stuff. */
960 mmu_context_init();
961
962 /* Interrupt code needs to be 64K-aligned. */
963 if (IS_ENABLED(CONFIG_PPC64) && (unsigned long)_stext & 0xffff)
964 panic("Kernelbase not 64K-aligned (0x%lx)!\n",
965 (unsigned long)_stext);
966}
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * Common boot and setup code for both 32-bit and 64-bit.
4 * Extracted from arch/powerpc/kernel/setup_64.c.
5 *
6 * Copyright (C) 2001 PPC64 Team, IBM Corp
7 */
8
9#undef DEBUG
10
11#include <linux/export.h>
12#include <linux/panic_notifier.h>
13#include <linux/string.h>
14#include <linux/sched.h>
15#include <linux/init.h>
16#include <linux/kernel.h>
17#include <linux/reboot.h>
18#include <linux/delay.h>
19#include <linux/initrd.h>
20#include <linux/platform_device.h>
21#include <linux/printk.h>
22#include <linux/seq_file.h>
23#include <linux/ioport.h>
24#include <linux/console.h>
25#include <linux/screen_info.h>
26#include <linux/root_dev.h>
27#include <linux/cpu.h>
28#include <linux/unistd.h>
29#include <linux/seq_buf.h>
30#include <linux/serial.h>
31#include <linux/serial_8250.h>
32#include <linux/percpu.h>
33#include <linux/memblock.h>
34#include <linux/of_irq.h>
35#include <linux/of_fdt.h>
36#include <linux/of_platform.h>
37#include <linux/hugetlb.h>
38#include <linux/pgtable.h>
39#include <asm/io.h>
40#include <asm/paca.h>
41#include <asm/processor.h>
42#include <asm/vdso_datapage.h>
43#include <asm/smp.h>
44#include <asm/elf.h>
45#include <asm/machdep.h>
46#include <asm/time.h>
47#include <asm/cputable.h>
48#include <asm/sections.h>
49#include <asm/firmware.h>
50#include <asm/btext.h>
51#include <asm/nvram.h>
52#include <asm/setup.h>
53#include <asm/rtas.h>
54#include <asm/iommu.h>
55#include <asm/serial.h>
56#include <asm/cache.h>
57#include <asm/page.h>
58#include <asm/mmu.h>
59#include <asm/xmon.h>
60#include <asm/cputhreads.h>
61#include <mm/mmu_decl.h>
62#include <asm/archrandom.h>
63#include <asm/fadump.h>
64#include <asm/udbg.h>
65#include <asm/hugetlb.h>
66#include <asm/livepatch.h>
67#include <asm/mmu_context.h>
68#include <asm/cpu_has_feature.h>
69#include <asm/kasan.h>
70#include <asm/mce.h>
71
72#include "setup.h"
73
74#ifdef DEBUG
75#define DBG(fmt...) udbg_printf(fmt)
76#else
77#define DBG(fmt...)
78#endif
79
80/* The main machine-dep calls structure
81 */
82struct machdep_calls ppc_md;
83EXPORT_SYMBOL(ppc_md);
84struct machdep_calls *machine_id;
85EXPORT_SYMBOL(machine_id);
86
87int boot_cpuid = -1;
88EXPORT_SYMBOL_GPL(boot_cpuid);
89
90/*
91 * These are used in binfmt_elf.c to put aux entries on the stack
92 * for each elf executable being started.
93 */
94int dcache_bsize;
95int icache_bsize;
96
97/*
98 * This still seems to be needed... -- paulus
99 */
100struct screen_info screen_info = {
101 .orig_x = 0,
102 .orig_y = 25,
103 .orig_video_cols = 80,
104 .orig_video_lines = 25,
105 .orig_video_isVGA = 1,
106 .orig_video_points = 16
107};
108#if defined(CONFIG_FB_VGA16_MODULE)
109EXPORT_SYMBOL(screen_info);
110#endif
111
112/* Variables required to store legacy IO irq routing */
113int of_i8042_kbd_irq;
114EXPORT_SYMBOL_GPL(of_i8042_kbd_irq);
115int of_i8042_aux_irq;
116EXPORT_SYMBOL_GPL(of_i8042_aux_irq);
117
118#ifdef __DO_IRQ_CANON
119/* XXX should go elsewhere eventually */
120int ppc_do_canonicalize_irqs;
121EXPORT_SYMBOL(ppc_do_canonicalize_irqs);
122#endif
123
124#ifdef CONFIG_CRASH_CORE
125/* This keeps a track of which one is the crashing cpu. */
126int crashing_cpu = -1;
127#endif
128
129/* also used by kexec */
130void machine_shutdown(void)
131{
132 /*
133 * if fadump is active, cleanup the fadump registration before we
134 * shutdown.
135 */
136 fadump_cleanup();
137
138 if (ppc_md.machine_shutdown)
139 ppc_md.machine_shutdown();
140}
141
142static void machine_hang(void)
143{
144 pr_emerg("System Halted, OK to turn off power\n");
145 local_irq_disable();
146 while (1)
147 ;
148}
149
150void machine_restart(char *cmd)
151{
152 machine_shutdown();
153 if (ppc_md.restart)
154 ppc_md.restart(cmd);
155
156 smp_send_stop();
157
158 do_kernel_restart(cmd);
159 mdelay(1000);
160
161 machine_hang();
162}
163
164void machine_power_off(void)
165{
166 machine_shutdown();
167 do_kernel_power_off();
168 smp_send_stop();
169 machine_hang();
170}
171/* Used by the G5 thermal driver */
172EXPORT_SYMBOL_GPL(machine_power_off);
173
174void (*pm_power_off)(void);
175EXPORT_SYMBOL_GPL(pm_power_off);
176
177size_t __must_check arch_get_random_seed_longs(unsigned long *v, size_t max_longs)
178{
179 if (max_longs && ppc_md.get_random_seed && ppc_md.get_random_seed(v))
180 return 1;
181 return 0;
182}
183EXPORT_SYMBOL(arch_get_random_seed_longs);
184
185void machine_halt(void)
186{
187 machine_shutdown();
188 if (ppc_md.halt)
189 ppc_md.halt();
190
191 smp_send_stop();
192 machine_hang();
193}
194
195#ifdef CONFIG_SMP
196DEFINE_PER_CPU(unsigned int, cpu_pvr);
197#endif
198
199static void show_cpuinfo_summary(struct seq_file *m)
200{
201 struct device_node *root;
202 const char *model = NULL;
203 unsigned long bogosum = 0;
204 int i;
205
206 if (IS_ENABLED(CONFIG_SMP) && IS_ENABLED(CONFIG_PPC32)) {
207 for_each_online_cpu(i)
208 bogosum += loops_per_jiffy;
209 seq_printf(m, "total bogomips\t: %lu.%02lu\n",
210 bogosum / (500000 / HZ), bogosum / (5000 / HZ) % 100);
211 }
212 seq_printf(m, "timebase\t: %lu\n", ppc_tb_freq);
213 if (ppc_md.name)
214 seq_printf(m, "platform\t: %s\n", ppc_md.name);
215 root = of_find_node_by_path("/");
216 if (root)
217 model = of_get_property(root, "model", NULL);
218 if (model)
219 seq_printf(m, "model\t\t: %s\n", model);
220 of_node_put(root);
221
222 if (ppc_md.show_cpuinfo != NULL)
223 ppc_md.show_cpuinfo(m);
224
225 /* Display the amount of memory */
226 if (IS_ENABLED(CONFIG_PPC32))
227 seq_printf(m, "Memory\t\t: %d MB\n",
228 (unsigned int)(total_memory / (1024 * 1024)));
229}
230
231static int show_cpuinfo(struct seq_file *m, void *v)
232{
233 unsigned long cpu_id = (unsigned long)v - 1;
234 unsigned int pvr;
235 unsigned long proc_freq;
236 unsigned short maj;
237 unsigned short min;
238
239#ifdef CONFIG_SMP
240 pvr = per_cpu(cpu_pvr, cpu_id);
241#else
242 pvr = mfspr(SPRN_PVR);
243#endif
244 maj = (pvr >> 8) & 0xFF;
245 min = pvr & 0xFF;
246
247 seq_printf(m, "processor\t: %lu\ncpu\t\t: ", cpu_id);
248
249 if (cur_cpu_spec->pvr_mask && cur_cpu_spec->cpu_name)
250 seq_puts(m, cur_cpu_spec->cpu_name);
251 else
252 seq_printf(m, "unknown (%08x)", pvr);
253
254 if (cpu_has_feature(CPU_FTR_ALTIVEC))
255 seq_puts(m, ", altivec supported");
256
257 seq_putc(m, '\n');
258
259#ifdef CONFIG_TAU
260 if (cpu_has_feature(CPU_FTR_TAU)) {
261 if (IS_ENABLED(CONFIG_TAU_AVERAGE)) {
262 /* more straightforward, but potentially misleading */
263 seq_printf(m, "temperature \t: %u C (uncalibrated)\n",
264 cpu_temp(cpu_id));
265 } else {
266 /* show the actual temp sensor range */
267 u32 temp;
268 temp = cpu_temp_both(cpu_id);
269 seq_printf(m, "temperature \t: %u-%u C (uncalibrated)\n",
270 temp & 0xff, temp >> 16);
271 }
272 }
273#endif /* CONFIG_TAU */
274
275 /*
276 * Platforms that have variable clock rates, should implement
277 * the method ppc_md.get_proc_freq() that reports the clock
278 * rate of a given cpu. The rest can use ppc_proc_freq to
279 * report the clock rate that is same across all cpus.
280 */
281 if (ppc_md.get_proc_freq)
282 proc_freq = ppc_md.get_proc_freq(cpu_id);
283 else
284 proc_freq = ppc_proc_freq;
285
286 if (proc_freq)
287 seq_printf(m, "clock\t\t: %lu.%06luMHz\n",
288 proc_freq / 1000000, proc_freq % 1000000);
289
290 /* If we are a Freescale core do a simple check so
291 * we don't have to keep adding cases in the future */
292 if (PVR_VER(pvr) & 0x8000) {
293 switch (PVR_VER(pvr)) {
294 case 0x8000: /* 7441/7450/7451, Voyager */
295 case 0x8001: /* 7445/7455, Apollo 6 */
296 case 0x8002: /* 7447/7457, Apollo 7 */
297 case 0x8003: /* 7447A, Apollo 7 PM */
298 case 0x8004: /* 7448, Apollo 8 */
299 case 0x800c: /* 7410, Nitro */
300 maj = ((pvr >> 8) & 0xF);
301 min = PVR_MIN(pvr);
302 break;
303 default: /* e500/book-e */
304 maj = PVR_MAJ(pvr);
305 min = PVR_MIN(pvr);
306 break;
307 }
308 } else {
309 switch (PVR_VER(pvr)) {
310 case 0x1008: /* 740P/750P ?? */
311 maj = ((pvr >> 8) & 0xFF) - 1;
312 min = pvr & 0xFF;
313 break;
314 case 0x004e: /* POWER9 bits 12-15 give chip type */
315 case 0x0080: /* POWER10 bit 12 gives SMT8/4 */
316 maj = (pvr >> 8) & 0x0F;
317 min = pvr & 0xFF;
318 break;
319 default:
320 maj = (pvr >> 8) & 0xFF;
321 min = pvr & 0xFF;
322 break;
323 }
324 }
325
326 seq_printf(m, "revision\t: %hd.%hd (pvr %04x %04x)\n",
327 maj, min, PVR_VER(pvr), PVR_REV(pvr));
328
329 if (IS_ENABLED(CONFIG_PPC32))
330 seq_printf(m, "bogomips\t: %lu.%02lu\n", loops_per_jiffy / (500000 / HZ),
331 (loops_per_jiffy / (5000 / HZ)) % 100);
332
333 seq_putc(m, '\n');
334
335 /* If this is the last cpu, print the summary */
336 if (cpumask_next(cpu_id, cpu_online_mask) >= nr_cpu_ids)
337 show_cpuinfo_summary(m);
338
339 return 0;
340}
341
342static void *c_start(struct seq_file *m, loff_t *pos)
343{
344 if (*pos == 0) /* just in case, cpu 0 is not the first */
345 *pos = cpumask_first(cpu_online_mask);
346 else
347 *pos = cpumask_next(*pos - 1, cpu_online_mask);
348 if ((*pos) < nr_cpu_ids)
349 return (void *)(unsigned long)(*pos + 1);
350 return NULL;
351}
352
353static void *c_next(struct seq_file *m, void *v, loff_t *pos)
354{
355 (*pos)++;
356 return c_start(m, pos);
357}
358
359static void c_stop(struct seq_file *m, void *v)
360{
361}
362
363const struct seq_operations cpuinfo_op = {
364 .start = c_start,
365 .next = c_next,
366 .stop = c_stop,
367 .show = show_cpuinfo,
368};
369
370void __init check_for_initrd(void)
371{
372#ifdef CONFIG_BLK_DEV_INITRD
373 DBG(" -> check_for_initrd() initrd_start=0x%lx initrd_end=0x%lx\n",
374 initrd_start, initrd_end);
375
376 /* If we were passed an initrd, set the ROOT_DEV properly if the values
377 * look sensible. If not, clear initrd reference.
378 */
379 if (is_kernel_addr(initrd_start) && is_kernel_addr(initrd_end) &&
380 initrd_end > initrd_start)
381 ROOT_DEV = Root_RAM0;
382 else
383 initrd_start = initrd_end = 0;
384
385 if (initrd_start)
386 pr_info("Found initrd at 0x%lx:0x%lx\n", initrd_start, initrd_end);
387
388 DBG(" <- check_for_initrd()\n");
389#endif /* CONFIG_BLK_DEV_INITRD */
390}
391
392#ifdef CONFIG_SMP
393
394int threads_per_core, threads_per_subcore, threads_shift __read_mostly;
395cpumask_t threads_core_mask __read_mostly;
396EXPORT_SYMBOL_GPL(threads_per_core);
397EXPORT_SYMBOL_GPL(threads_per_subcore);
398EXPORT_SYMBOL_GPL(threads_shift);
399EXPORT_SYMBOL_GPL(threads_core_mask);
400
401static void __init cpu_init_thread_core_maps(int tpc)
402{
403 int i;
404
405 threads_per_core = tpc;
406 threads_per_subcore = tpc;
407 cpumask_clear(&threads_core_mask);
408
409 /* This implementation only supports power of 2 number of threads
410 * for simplicity and performance
411 */
412 threads_shift = ilog2(tpc);
413 BUG_ON(tpc != (1 << threads_shift));
414
415 for (i = 0; i < tpc; i++)
416 cpumask_set_cpu(i, &threads_core_mask);
417
418 printk(KERN_INFO "CPU maps initialized for %d thread%s per core\n",
419 tpc, tpc > 1 ? "s" : "");
420 printk(KERN_DEBUG " (thread shift is %d)\n", threads_shift);
421}
422
423
424u32 *cpu_to_phys_id = NULL;
425
426/**
427 * setup_cpu_maps - initialize the following cpu maps:
428 * cpu_possible_mask
429 * cpu_present_mask
430 *
431 * Having the possible map set up early allows us to restrict allocations
432 * of things like irqstacks to nr_cpu_ids rather than NR_CPUS.
433 *
434 * We do not initialize the online map here; cpus set their own bits in
435 * cpu_online_mask as they come up.
436 *
437 * This function is valid only for Open Firmware systems. finish_device_tree
438 * must be called before using this.
439 *
440 * While we're here, we may as well set the "physical" cpu ids in the paca.
441 *
442 * NOTE: This must match the parsing done in early_init_dt_scan_cpus.
443 */
444void __init smp_setup_cpu_maps(void)
445{
446 struct device_node *dn;
447 int cpu = 0;
448 int nthreads = 1;
449
450 DBG("smp_setup_cpu_maps()\n");
451
452 cpu_to_phys_id = memblock_alloc(nr_cpu_ids * sizeof(u32),
453 __alignof__(u32));
454 if (!cpu_to_phys_id)
455 panic("%s: Failed to allocate %zu bytes align=0x%zx\n",
456 __func__, nr_cpu_ids * sizeof(u32), __alignof__(u32));
457
458 for_each_node_by_type(dn, "cpu") {
459 const __be32 *intserv;
460 __be32 cpu_be;
461 int j, len;
462
463 DBG(" * %pOF...\n", dn);
464
465 intserv = of_get_property(dn, "ibm,ppc-interrupt-server#s",
466 &len);
467 if (intserv) {
468 DBG(" ibm,ppc-interrupt-server#s -> %lu threads\n",
469 (len / sizeof(int)));
470 } else {
471 DBG(" no ibm,ppc-interrupt-server#s -> 1 thread\n");
472 intserv = of_get_property(dn, "reg", &len);
473 if (!intserv) {
474 cpu_be = cpu_to_be32(cpu);
475 /* XXX: what is this? uninitialized?? */
476 intserv = &cpu_be; /* assume logical == phys */
477 len = 4;
478 }
479 }
480
481 nthreads = len / sizeof(int);
482
483 for (j = 0; j < nthreads && cpu < nr_cpu_ids; j++) {
484 bool avail;
485
486 DBG(" thread %d -> cpu %d (hard id %d)\n",
487 j, cpu, be32_to_cpu(intserv[j]));
488
489 avail = of_device_is_available(dn);
490 if (!avail)
491 avail = !of_property_match_string(dn,
492 "enable-method", "spin-table");
493
494 set_cpu_present(cpu, avail);
495 set_cpu_possible(cpu, true);
496 cpu_to_phys_id[cpu] = be32_to_cpu(intserv[j]);
497 cpu++;
498 }
499
500 if (cpu >= nr_cpu_ids) {
501 of_node_put(dn);
502 break;
503 }
504 }
505
506 /* If no SMT supported, nthreads is forced to 1 */
507 if (!cpu_has_feature(CPU_FTR_SMT)) {
508 DBG(" SMT disabled ! nthreads forced to 1\n");
509 nthreads = 1;
510 }
511
512#ifdef CONFIG_PPC64
513 /*
514 * On pSeries LPAR, we need to know how many cpus
515 * could possibly be added to this partition.
516 */
517 if (firmware_has_feature(FW_FEATURE_LPAR) &&
518 (dn = of_find_node_by_path("/rtas"))) {
519 int num_addr_cell, num_size_cell, maxcpus;
520 const __be32 *ireg;
521
522 num_addr_cell = of_n_addr_cells(dn);
523 num_size_cell = of_n_size_cells(dn);
524
525 ireg = of_get_property(dn, "ibm,lrdr-capacity", NULL);
526
527 if (!ireg)
528 goto out;
529
530 maxcpus = be32_to_cpup(ireg + num_addr_cell + num_size_cell);
531
532 /* Double maxcpus for processors which have SMT capability */
533 if (cpu_has_feature(CPU_FTR_SMT))
534 maxcpus *= nthreads;
535
536 if (maxcpus > nr_cpu_ids) {
537 printk(KERN_WARNING
538 "Partition configured for %d cpus, "
539 "operating system maximum is %u.\n",
540 maxcpus, nr_cpu_ids);
541 maxcpus = nr_cpu_ids;
542 } else
543 printk(KERN_INFO "Partition configured for %d cpus.\n",
544 maxcpus);
545
546 for (cpu = 0; cpu < maxcpus; cpu++)
547 set_cpu_possible(cpu, true);
548 out:
549 of_node_put(dn);
550 }
551 vdso_data->processorCount = num_present_cpus();
552#endif /* CONFIG_PPC64 */
553
554 /* Initialize CPU <=> thread mapping/
555 *
556 * WARNING: We assume that the number of threads is the same for
557 * every CPU in the system. If that is not the case, then some code
558 * here will have to be reworked
559 */
560 cpu_init_thread_core_maps(nthreads);
561
562 /* Now that possible cpus are set, set nr_cpu_ids for later use */
563 setup_nr_cpu_ids();
564
565 free_unused_pacas();
566}
567#endif /* CONFIG_SMP */
568
569#ifdef CONFIG_PCSPKR_PLATFORM
570static __init int add_pcspkr(void)
571{
572 struct device_node *np;
573 struct platform_device *pd;
574 int ret;
575
576 np = of_find_compatible_node(NULL, NULL, "pnpPNP,100");
577 of_node_put(np);
578 if (!np)
579 return -ENODEV;
580
581 pd = platform_device_alloc("pcspkr", -1);
582 if (!pd)
583 return -ENOMEM;
584
585 ret = platform_device_add(pd);
586 if (ret)
587 platform_device_put(pd);
588
589 return ret;
590}
591device_initcall(add_pcspkr);
592#endif /* CONFIG_PCSPKR_PLATFORM */
593
594static char ppc_hw_desc_buf[128] __initdata;
595
596struct seq_buf ppc_hw_desc __initdata = {
597 .buffer = ppc_hw_desc_buf,
598 .size = sizeof(ppc_hw_desc_buf),
599 .len = 0,
600 .readpos = 0,
601};
602
603static __init void probe_machine(void)
604{
605 extern struct machdep_calls __machine_desc_start;
606 extern struct machdep_calls __machine_desc_end;
607 unsigned int i;
608
609 /*
610 * Iterate all ppc_md structures until we find the proper
611 * one for the current machine type
612 */
613 DBG("Probing machine type ...\n");
614
615 /*
616 * Check ppc_md is empty, if not we have a bug, ie, we setup an
617 * entry before probe_machine() which will be overwritten
618 */
619 for (i = 0; i < (sizeof(ppc_md) / sizeof(void *)); i++) {
620 if (((void **)&ppc_md)[i]) {
621 printk(KERN_ERR "Entry %d in ppc_md non empty before"
622 " machine probe !\n", i);
623 }
624 }
625
626 for (machine_id = &__machine_desc_start;
627 machine_id < &__machine_desc_end;
628 machine_id++) {
629 DBG(" %s ...", machine_id->name);
630 memcpy(&ppc_md, machine_id, sizeof(struct machdep_calls));
631 if (ppc_md.probe()) {
632 DBG(" match !\n");
633 break;
634 }
635 DBG("\n");
636 }
637 /* What can we do if we didn't find ? */
638 if (machine_id >= &__machine_desc_end) {
639 pr_err("No suitable machine description found !\n");
640 for (;;);
641 }
642
643 // Append the machine name to other info we've gathered
644 seq_buf_puts(&ppc_hw_desc, ppc_md.name);
645
646 // Set the generic hardware description shown in oopses
647 dump_stack_set_arch_desc(ppc_hw_desc.buffer);
648
649 pr_info("Hardware name: %s\n", ppc_hw_desc.buffer);
650}
651
652/* Match a class of boards, not a specific device configuration. */
653int check_legacy_ioport(unsigned long base_port)
654{
655 struct device_node *parent, *np = NULL;
656 int ret = -ENODEV;
657
658 switch(base_port) {
659 case I8042_DATA_REG:
660 if (!(np = of_find_compatible_node(NULL, NULL, "pnpPNP,303")))
661 np = of_find_compatible_node(NULL, NULL, "pnpPNP,f03");
662 if (np) {
663 parent = of_get_parent(np);
664
665 of_i8042_kbd_irq = irq_of_parse_and_map(parent, 0);
666 if (!of_i8042_kbd_irq)
667 of_i8042_kbd_irq = 1;
668
669 of_i8042_aux_irq = irq_of_parse_and_map(parent, 1);
670 if (!of_i8042_aux_irq)
671 of_i8042_aux_irq = 12;
672
673 of_node_put(np);
674 np = parent;
675 break;
676 }
677 np = of_find_node_by_type(NULL, "8042");
678 /* Pegasos has no device_type on its 8042 node, look for the
679 * name instead */
680 if (!np)
681 np = of_find_node_by_name(NULL, "8042");
682 if (np) {
683 of_i8042_kbd_irq = 1;
684 of_i8042_aux_irq = 12;
685 }
686 break;
687 case FDC_BASE: /* FDC1 */
688 np = of_find_node_by_type(NULL, "fdc");
689 break;
690 default:
691 /* ipmi is supposed to fail here */
692 break;
693 }
694 if (!np)
695 return ret;
696 parent = of_get_parent(np);
697 if (parent) {
698 if (of_node_is_type(parent, "isa"))
699 ret = 0;
700 of_node_put(parent);
701 }
702 of_node_put(np);
703 return ret;
704}
705EXPORT_SYMBOL(check_legacy_ioport);
706
707/*
708 * Panic notifiers setup
709 *
710 * We have 3 notifiers for powerpc, each one from a different "nature":
711 *
712 * - ppc_panic_fadump_handler() is a hypervisor notifier, which hard-disables
713 * IRQs and deal with the Firmware-Assisted dump, when it is configured;
714 * should run early in the panic path.
715 *
716 * - dump_kernel_offset() is an informative notifier, just showing the KASLR
717 * offset if we have RANDOMIZE_BASE set.
718 *
719 * - ppc_panic_platform_handler() is a low-level handler that's registered
720 * only if the platform wishes to perform final actions in the panic path,
721 * hence it should run late and might not even return. Currently, only
722 * pseries and ps3 platforms register callbacks.
723 */
724static int ppc_panic_fadump_handler(struct notifier_block *this,
725 unsigned long event, void *ptr)
726{
727 /*
728 * panic does a local_irq_disable, but we really
729 * want interrupts to be hard disabled.
730 */
731 hard_irq_disable();
732
733 /*
734 * If firmware-assisted dump has been registered then trigger
735 * its callback and let the firmware handles everything else.
736 */
737 crash_fadump(NULL, ptr);
738
739 return NOTIFY_DONE;
740}
741
742static int dump_kernel_offset(struct notifier_block *self, unsigned long v,
743 void *p)
744{
745 pr_emerg("Kernel Offset: 0x%lx from 0x%lx\n",
746 kaslr_offset(), KERNELBASE);
747
748 return NOTIFY_DONE;
749}
750
751static int ppc_panic_platform_handler(struct notifier_block *this,
752 unsigned long event, void *ptr)
753{
754 /*
755 * This handler is only registered if we have a panic callback
756 * on ppc_md, hence NULL check is not needed.
757 * Also, it may not return, so it runs really late on panic path.
758 */
759 ppc_md.panic(ptr);
760
761 return NOTIFY_DONE;
762}
763
764static struct notifier_block ppc_fadump_block = {
765 .notifier_call = ppc_panic_fadump_handler,
766 .priority = INT_MAX, /* run early, to notify the firmware ASAP */
767};
768
769static struct notifier_block kernel_offset_notifier = {
770 .notifier_call = dump_kernel_offset,
771};
772
773static struct notifier_block ppc_panic_block = {
774 .notifier_call = ppc_panic_platform_handler,
775 .priority = INT_MIN, /* may not return; must be done last */
776};
777
778void __init setup_panic(void)
779{
780 /* Hard-disables IRQs + deal with FW-assisted dump (fadump) */
781 atomic_notifier_chain_register(&panic_notifier_list,
782 &ppc_fadump_block);
783
784 if (IS_ENABLED(CONFIG_RANDOMIZE_BASE) && kaslr_offset() > 0)
785 atomic_notifier_chain_register(&panic_notifier_list,
786 &kernel_offset_notifier);
787
788 /* Low-level platform-specific routines that should run on panic */
789 if (ppc_md.panic)
790 atomic_notifier_chain_register(&panic_notifier_list,
791 &ppc_panic_block);
792}
793
794#ifdef CONFIG_CHECK_CACHE_COHERENCY
795/*
796 * For platforms that have configurable cache-coherency. This function
797 * checks that the cache coherency setting of the kernel matches the setting
798 * left by the firmware, as indicated in the device tree. Since a mismatch
799 * will eventually result in DMA failures, we print * and error and call
800 * BUG() in that case.
801 */
802
803#define KERNEL_COHERENCY (!IS_ENABLED(CONFIG_NOT_COHERENT_CACHE))
804
805static int __init check_cache_coherency(void)
806{
807 struct device_node *np;
808 const void *prop;
809 bool devtree_coherency;
810
811 np = of_find_node_by_path("/");
812 prop = of_get_property(np, "coherency-off", NULL);
813 of_node_put(np);
814
815 devtree_coherency = prop ? false : true;
816
817 if (devtree_coherency != KERNEL_COHERENCY) {
818 printk(KERN_ERR
819 "kernel coherency:%s != device tree_coherency:%s\n",
820 KERNEL_COHERENCY ? "on" : "off",
821 devtree_coherency ? "on" : "off");
822 BUG();
823 }
824
825 return 0;
826}
827
828late_initcall(check_cache_coherency);
829#endif /* CONFIG_CHECK_CACHE_COHERENCY */
830
831void ppc_printk_progress(char *s, unsigned short hex)
832{
833 pr_info("%s\n", s);
834}
835
836static __init void print_system_info(void)
837{
838 pr_info("-----------------------------------------------------\n");
839 pr_info("phys_mem_size = 0x%llx\n",
840 (unsigned long long)memblock_phys_mem_size());
841
842 pr_info("dcache_bsize = 0x%x\n", dcache_bsize);
843 pr_info("icache_bsize = 0x%x\n", icache_bsize);
844
845 pr_info("cpu_features = 0x%016lx\n", cur_cpu_spec->cpu_features);
846 pr_info(" possible = 0x%016lx\n",
847 (unsigned long)CPU_FTRS_POSSIBLE);
848 pr_info(" always = 0x%016lx\n",
849 (unsigned long)CPU_FTRS_ALWAYS);
850 pr_info("cpu_user_features = 0x%08x 0x%08x\n",
851 cur_cpu_spec->cpu_user_features,
852 cur_cpu_spec->cpu_user_features2);
853 pr_info("mmu_features = 0x%08x\n", cur_cpu_spec->mmu_features);
854#ifdef CONFIG_PPC64
855 pr_info("firmware_features = 0x%016lx\n", powerpc_firmware_features);
856#ifdef CONFIG_PPC_BOOK3S
857 pr_info("vmalloc start = 0x%lx\n", KERN_VIRT_START);
858 pr_info("IO start = 0x%lx\n", KERN_IO_START);
859 pr_info("vmemmap start = 0x%lx\n", (unsigned long)vmemmap);
860#endif
861#endif
862
863 if (!early_radix_enabled())
864 print_system_hash_info();
865
866 if (PHYSICAL_START > 0)
867 pr_info("physical_start = 0x%llx\n",
868 (unsigned long long)PHYSICAL_START);
869 pr_info("-----------------------------------------------------\n");
870}
871
872#ifdef CONFIG_SMP
873static void __init smp_setup_pacas(void)
874{
875 int cpu;
876
877 for_each_possible_cpu(cpu) {
878 if (cpu == smp_processor_id())
879 continue;
880 allocate_paca(cpu);
881 set_hard_smp_processor_id(cpu, cpu_to_phys_id[cpu]);
882 }
883
884 memblock_free(cpu_to_phys_id, nr_cpu_ids * sizeof(u32));
885 cpu_to_phys_id = NULL;
886}
887#endif
888
889/*
890 * Called into from start_kernel this initializes memblock, which is used
891 * to manage page allocation until mem_init is called.
892 */
893void __init setup_arch(char **cmdline_p)
894{
895 kasan_init();
896
897 *cmdline_p = boot_command_line;
898
899 /* Set a half-reasonable default so udelay does something sensible */
900 loops_per_jiffy = 500000000 / HZ;
901
902 /* Unflatten the device-tree passed by prom_init or kexec */
903 unflatten_device_tree();
904
905 /*
906 * Initialize cache line/block info from device-tree (on ppc64) or
907 * just cputable (on ppc32).
908 */
909 initialize_cache_info();
910
911 /* Initialize RTAS if available. */
912 rtas_initialize();
913
914 /* Check if we have an initrd provided via the device-tree. */
915 check_for_initrd();
916
917 /* Probe the machine type, establish ppc_md. */
918 probe_machine();
919
920 /* Setup panic notifier if requested by the platform. */
921 setup_panic();
922
923 /*
924 * Configure ppc_md.power_save (ppc32 only, 64-bit machines do
925 * it from their respective probe() function.
926 */
927 setup_power_save();
928
929 /* Discover standard serial ports. */
930 find_legacy_serial_ports();
931
932 /* Register early console with the printk subsystem. */
933 register_early_udbg_console();
934
935 /* Setup the various CPU maps based on the device-tree. */
936 smp_setup_cpu_maps();
937
938 /* Initialize xmon. */
939 xmon_setup();
940
941 /* Check the SMT related command line arguments (ppc64). */
942 check_smt_enabled();
943
944 /* Parse memory topology */
945 mem_topology_setup();
946
947 /*
948 * Release secondary cpus out of their spinloops at 0x60 now that
949 * we can map physical -> logical CPU ids.
950 *
951 * Freescale Book3e parts spin in a loop provided by firmware,
952 * so smp_release_cpus() does nothing for them.
953 */
954#ifdef CONFIG_SMP
955 smp_setup_pacas();
956
957 /* On BookE, setup per-core TLB data structures. */
958 setup_tlb_core_data();
959#endif
960
961 /* Print various info about the machine that has been gathered so far. */
962 print_system_info();
963
964 klp_init_thread_info(&init_task);
965
966 setup_initial_init_mm(_stext, _etext, _edata, _end);
967
968 mm_iommu_init(&init_mm);
969 irqstack_early_init();
970 exc_lvl_early_init();
971 emergency_stack_init();
972
973 mce_init();
974 smp_release_cpus();
975
976 initmem_init();
977
978 /*
979 * Reserve large chunks of memory for use by CMA for KVM and hugetlb. These must
980 * be called after initmem_init(), so that pageblock_order is initialised.
981 */
982 kvm_cma_reserve();
983 gigantic_hugetlb_cma_reserve();
984
985 early_memtest(min_low_pfn << PAGE_SHIFT, max_low_pfn << PAGE_SHIFT);
986
987 if (ppc_md.setup_arch)
988 ppc_md.setup_arch();
989
990 setup_barrier_nospec();
991 setup_spectre_v2();
992
993 paging_init();
994
995 /* Initialize the MMU context management stuff. */
996 mmu_context_init();
997
998 /* Interrupt code needs to be 64K-aligned. */
999 if (IS_ENABLED(CONFIG_PPC64) && (unsigned long)_stext & 0xffff)
1000 panic("Kernelbase not 64K-aligned (0x%lx)!\n",
1001 (unsigned long)_stext);
1002}