Loading...
Note: File does not exist in v6.13.7.
1// SPDX-License-Identifier: GPL-2.0+
2//
3// Copyright 2011 Freescale Semiconductor, Inc.
4// Copyright 2011 Linaro Ltd.
5
6#include <dt-bindings/clock/imx6qdl-clock.h>
7#include <dt-bindings/input/input.h>
8#include <dt-bindings/interrupt-controller/arm-gic.h>
9
10/ {
11 #address-cells = <1>;
12 #size-cells = <1>;
13 /*
14 * The decompressor and also some bootloaders rely on a
15 * pre-existing /chosen node to be available to insert the
16 * command line and merge other ATAGS info.
17 */
18 chosen {};
19
20 aliases {
21 ethernet0 = &fec;
22 can0 = &can1;
23 can1 = &can2;
24 gpio0 = &gpio1;
25 gpio1 = &gpio2;
26 gpio2 = &gpio3;
27 gpio3 = &gpio4;
28 gpio4 = &gpio5;
29 gpio5 = &gpio6;
30 gpio6 = &gpio7;
31 i2c0 = &i2c1;
32 i2c1 = &i2c2;
33 i2c2 = &i2c3;
34 ipu0 = &ipu1;
35 mmc0 = &usdhc1;
36 mmc1 = &usdhc2;
37 mmc2 = &usdhc3;
38 mmc3 = &usdhc4;
39 serial0 = &uart1;
40 serial1 = &uart2;
41 serial2 = &uart3;
42 serial3 = &uart4;
43 serial4 = &uart5;
44 spi0 = &ecspi1;
45 spi1 = &ecspi2;
46 spi2 = &ecspi3;
47 spi3 = &ecspi4;
48 usbphy0 = &usbphy1;
49 usbphy1 = &usbphy2;
50 };
51
52 clocks {
53 ckil {
54 compatible = "fsl,imx-ckil", "fixed-clock";
55 #clock-cells = <0>;
56 clock-frequency = <32768>;
57 };
58
59 ckih1 {
60 compatible = "fsl,imx-ckih1", "fixed-clock";
61 #clock-cells = <0>;
62 clock-frequency = <0>;
63 };
64
65 osc {
66 compatible = "fsl,imx-osc", "fixed-clock";
67 #clock-cells = <0>;
68 clock-frequency = <24000000>;
69 };
70 };
71
72 ldb: ldb {
73 #address-cells = <1>;
74 #size-cells = <0>;
75 compatible = "fsl,imx6q-ldb", "fsl,imx53-ldb";
76 gpr = <&gpr>;
77 status = "disabled";
78
79 lvds-channel@0 {
80 #address-cells = <1>;
81 #size-cells = <0>;
82 reg = <0>;
83 status = "disabled";
84
85 port@0 {
86 reg = <0>;
87
88 lvds0_mux_0: endpoint {
89 remote-endpoint = <&ipu1_di0_lvds0>;
90 };
91 };
92
93 port@1 {
94 reg = <1>;
95
96 lvds0_mux_1: endpoint {
97 remote-endpoint = <&ipu1_di1_lvds0>;
98 };
99 };
100 };
101
102 lvds-channel@1 {
103 #address-cells = <1>;
104 #size-cells = <0>;
105 reg = <1>;
106 status = "disabled";
107
108 port@0 {
109 reg = <0>;
110
111 lvds1_mux_0: endpoint {
112 remote-endpoint = <&ipu1_di0_lvds1>;
113 };
114 };
115
116 port@1 {
117 reg = <1>;
118
119 lvds1_mux_1: endpoint {
120 remote-endpoint = <&ipu1_di1_lvds1>;
121 };
122 };
123 };
124 };
125
126 pmu: pmu {
127 compatible = "arm,cortex-a9-pmu";
128 interrupt-parent = <&gpc>;
129 interrupts = <0 94 IRQ_TYPE_LEVEL_HIGH>;
130 };
131
132 usbphynop1: usbphynop1 {
133 compatible = "usb-nop-xceiv";
134 #phy-cells = <0>;
135 };
136
137 usbphynop2: usbphynop2 {
138 compatible = "usb-nop-xceiv";
139 #phy-cells = <0>;
140 };
141
142 soc {
143 #address-cells = <1>;
144 #size-cells = <1>;
145 compatible = "simple-bus";
146 interrupt-parent = <&gpc>;
147 ranges;
148
149 dma_apbh: dma-apbh@110000 {
150 compatible = "fsl,imx6q-dma-apbh", "fsl,imx28-dma-apbh";
151 reg = <0x00110000 0x2000>;
152 interrupts = <0 13 IRQ_TYPE_LEVEL_HIGH>,
153 <0 13 IRQ_TYPE_LEVEL_HIGH>,
154 <0 13 IRQ_TYPE_LEVEL_HIGH>,
155 <0 13 IRQ_TYPE_LEVEL_HIGH>;
156 interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
157 #dma-cells = <1>;
158 dma-channels = <4>;
159 clocks = <&clks IMX6QDL_CLK_APBH_DMA>;
160 };
161
162 gpmi: gpmi-nand@112000 {
163 compatible = "fsl,imx6q-gpmi-nand";
164 reg = <0x00112000 0x2000>, <0x00114000 0x2000>;
165 reg-names = "gpmi-nand", "bch";
166 interrupts = <0 15 IRQ_TYPE_LEVEL_HIGH>;
167 interrupt-names = "bch";
168 clocks = <&clks IMX6QDL_CLK_GPMI_IO>,
169 <&clks IMX6QDL_CLK_GPMI_APB>,
170 <&clks IMX6QDL_CLK_GPMI_BCH>,
171 <&clks IMX6QDL_CLK_GPMI_BCH_APB>,
172 <&clks IMX6QDL_CLK_PER1_BCH>;
173 clock-names = "gpmi_io", "gpmi_apb", "gpmi_bch",
174 "gpmi_bch_apb", "per1_bch";
175 dmas = <&dma_apbh 0>;
176 dma-names = "rx-tx";
177 status = "disabled";
178 };
179
180 hdmi: hdmi@120000 {
181 #address-cells = <1>;
182 #size-cells = <0>;
183 reg = <0x00120000 0x9000>;
184 interrupts = <0 115 0x04>;
185 gpr = <&gpr>;
186 clocks = <&clks IMX6QDL_CLK_HDMI_IAHB>,
187 <&clks IMX6QDL_CLK_HDMI_ISFR>;
188 clock-names = "iahb", "isfr";
189 status = "disabled";
190
191 port@0 {
192 reg = <0>;
193
194 hdmi_mux_0: endpoint {
195 remote-endpoint = <&ipu1_di0_hdmi>;
196 };
197 };
198
199 port@1 {
200 reg = <1>;
201
202 hdmi_mux_1: endpoint {
203 remote-endpoint = <&ipu1_di1_hdmi>;
204 };
205 };
206 };
207
208 gpu_3d: gpu@130000 {
209 compatible = "vivante,gc";
210 reg = <0x00130000 0x4000>;
211 interrupts = <0 9 IRQ_TYPE_LEVEL_HIGH>;
212 clocks = <&clks IMX6QDL_CLK_GPU3D_AXI>,
213 <&clks IMX6QDL_CLK_GPU3D_CORE>,
214 <&clks IMX6QDL_CLK_GPU3D_SHADER>;
215 clock-names = "bus", "core", "shader";
216 power-domains = <&pd_pu>;
217 #cooling-cells = <2>;
218 };
219
220 gpu_2d: gpu@134000 {
221 compatible = "vivante,gc";
222 reg = <0x00134000 0x4000>;
223 interrupts = <0 10 IRQ_TYPE_LEVEL_HIGH>;
224 clocks = <&clks IMX6QDL_CLK_GPU2D_AXI>,
225 <&clks IMX6QDL_CLK_GPU2D_CORE>;
226 clock-names = "bus", "core";
227 power-domains = <&pd_pu>;
228 #cooling-cells = <2>;
229 };
230
231 timer@a00600 {
232 compatible = "arm,cortex-a9-twd-timer";
233 reg = <0x00a00600 0x20>;
234 interrupts = <1 13 0xf01>;
235 interrupt-parent = <&intc>;
236 clocks = <&clks IMX6QDL_CLK_TWD>;
237 };
238
239 intc: interrupt-controller@a01000 {
240 compatible = "arm,cortex-a9-gic";
241 #interrupt-cells = <3>;
242 interrupt-controller;
243 reg = <0x00a01000 0x1000>,
244 <0x00a00100 0x100>;
245 interrupt-parent = <&intc>;
246 };
247
248 L2: cache-controller@a02000 {
249 compatible = "arm,pl310-cache";
250 reg = <0x00a02000 0x1000>;
251 interrupts = <0 92 IRQ_TYPE_LEVEL_HIGH>;
252 cache-unified;
253 cache-level = <2>;
254 arm,tag-latency = <4 2 3>;
255 arm,data-latency = <4 2 3>;
256 arm,shared-override;
257 };
258
259 pcie: pcie@1ffc000 {
260 compatible = "fsl,imx6q-pcie", "snps,dw-pcie";
261 reg = <0x01ffc000 0x04000>,
262 <0x01f00000 0x80000>;
263 reg-names = "dbi", "config";
264 #address-cells = <3>;
265 #size-cells = <2>;
266 device_type = "pci";
267 bus-range = <0x00 0xff>;
268 ranges = <0x81000000 0 0 0x01f80000 0 0x00010000 /* downstream I/O */
269 0x82000000 0 0x01000000 0x01000000 0 0x00f00000>; /* non-prefetchable memory */
270 num-lanes = <1>;
271 num-viewport = <4>;
272 interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
273 interrupt-names = "msi";
274 #interrupt-cells = <1>;
275 interrupt-map-mask = <0 0 0 0x7>;
276 interrupt-map = <0 0 0 1 &gpc GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
277 <0 0 0 2 &gpc GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,
278 <0 0 0 3 &gpc GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
279 <0 0 0 4 &gpc GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
280 clocks = <&clks IMX6QDL_CLK_PCIE_AXI>,
281 <&clks IMX6QDL_CLK_LVDS1_GATE>,
282 <&clks IMX6QDL_CLK_PCIE_REF_125M>;
283 clock-names = "pcie", "pcie_bus", "pcie_phy";
284 status = "disabled";
285 };
286
287 bus@2000000 { /* AIPS1 */
288 compatible = "fsl,aips-bus", "simple-bus";
289 #address-cells = <1>;
290 #size-cells = <1>;
291 reg = <0x02000000 0x100000>;
292 ranges;
293
294 spba-bus@2000000 {
295 compatible = "fsl,spba-bus", "simple-bus";
296 #address-cells = <1>;
297 #size-cells = <1>;
298 reg = <0x02000000 0x40000>;
299 ranges;
300
301 spdif: spdif@2004000 {
302 compatible = "fsl,imx35-spdif";
303 reg = <0x02004000 0x4000>;
304 interrupts = <0 52 IRQ_TYPE_LEVEL_HIGH>;
305 dmas = <&sdma 14 18 0>,
306 <&sdma 15 18 0>;
307 dma-names = "rx", "tx";
308 clocks = <&clks IMX6QDL_CLK_SPDIF_GCLK>, <&clks IMX6QDL_CLK_OSC>,
309 <&clks IMX6QDL_CLK_SPDIF>, <&clks IMX6QDL_CLK_ASRC>,
310 <&clks IMX6QDL_CLK_DUMMY>, <&clks IMX6QDL_CLK_ESAI_EXTAL>,
311 <&clks IMX6QDL_CLK_IPG>, <&clks IMX6QDL_CLK_DUMMY>,
312 <&clks IMX6QDL_CLK_DUMMY>, <&clks IMX6QDL_CLK_SPBA>;
313 clock-names = "core", "rxtx0",
314 "rxtx1", "rxtx2",
315 "rxtx3", "rxtx4",
316 "rxtx5", "rxtx6",
317 "rxtx7", "spba";
318 status = "disabled";
319 };
320
321 ecspi1: spi@2008000 {
322 #address-cells = <1>;
323 #size-cells = <0>;
324 compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
325 reg = <0x02008000 0x4000>;
326 interrupts = <0 31 IRQ_TYPE_LEVEL_HIGH>;
327 clocks = <&clks IMX6QDL_CLK_ECSPI1>,
328 <&clks IMX6QDL_CLK_ECSPI1>;
329 clock-names = "ipg", "per";
330 dmas = <&sdma 3 8 1>, <&sdma 4 8 2>;
331 dma-names = "rx", "tx";
332 status = "disabled";
333 };
334
335 ecspi2: spi@200c000 {
336 #address-cells = <1>;
337 #size-cells = <0>;
338 compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
339 reg = <0x0200c000 0x4000>;
340 interrupts = <0 32 IRQ_TYPE_LEVEL_HIGH>;
341 clocks = <&clks IMX6QDL_CLK_ECSPI2>,
342 <&clks IMX6QDL_CLK_ECSPI2>;
343 clock-names = "ipg", "per";
344 dmas = <&sdma 5 8 1>, <&sdma 6 8 2>;
345 dma-names = "rx", "tx";
346 status = "disabled";
347 };
348
349 ecspi3: spi@2010000 {
350 #address-cells = <1>;
351 #size-cells = <0>;
352 compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
353 reg = <0x02010000 0x4000>;
354 interrupts = <0 33 IRQ_TYPE_LEVEL_HIGH>;
355 clocks = <&clks IMX6QDL_CLK_ECSPI3>,
356 <&clks IMX6QDL_CLK_ECSPI3>;
357 clock-names = "ipg", "per";
358 dmas = <&sdma 7 8 1>, <&sdma 8 8 2>;
359 dma-names = "rx", "tx";
360 status = "disabled";
361 };
362
363 ecspi4: spi@2014000 {
364 #address-cells = <1>;
365 #size-cells = <0>;
366 compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
367 reg = <0x02014000 0x4000>;
368 interrupts = <0 34 IRQ_TYPE_LEVEL_HIGH>;
369 clocks = <&clks IMX6QDL_CLK_ECSPI4>,
370 <&clks IMX6QDL_CLK_ECSPI4>;
371 clock-names = "ipg", "per";
372 dmas = <&sdma 9 8 1>, <&sdma 10 8 2>;
373 dma-names = "rx", "tx";
374 status = "disabled";
375 };
376
377 uart1: serial@2020000 {
378 compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
379 reg = <0x02020000 0x4000>;
380 interrupts = <0 26 IRQ_TYPE_LEVEL_HIGH>;
381 clocks = <&clks IMX6QDL_CLK_UART_IPG>,
382 <&clks IMX6QDL_CLK_UART_SERIAL>;
383 clock-names = "ipg", "per";
384 dmas = <&sdma 25 4 0>, <&sdma 26 4 0>;
385 dma-names = "rx", "tx";
386 status = "disabled";
387 };
388
389 esai: esai@2024000 {
390 #sound-dai-cells = <0>;
391 compatible = "fsl,imx35-esai";
392 reg = <0x02024000 0x4000>;
393 interrupts = <0 51 IRQ_TYPE_LEVEL_HIGH>;
394 clocks = <&clks IMX6QDL_CLK_ESAI_IPG>,
395 <&clks IMX6QDL_CLK_ESAI_MEM>,
396 <&clks IMX6QDL_CLK_ESAI_EXTAL>,
397 <&clks IMX6QDL_CLK_ESAI_IPG>,
398 <&clks IMX6QDL_CLK_SPBA>;
399 clock-names = "core", "mem", "extal", "fsys", "spba";
400 dmas = <&sdma 23 21 0>, <&sdma 24 21 0>;
401 dma-names = "rx", "tx";
402 status = "disabled";
403 };
404
405 ssi1: ssi@2028000 {
406 #sound-dai-cells = <0>;
407 compatible = "fsl,imx6q-ssi",
408 "fsl,imx51-ssi";
409 reg = <0x02028000 0x4000>;
410 interrupts = <0 46 IRQ_TYPE_LEVEL_HIGH>;
411 clocks = <&clks IMX6QDL_CLK_SSI1_IPG>,
412 <&clks IMX6QDL_CLK_SSI1>;
413 clock-names = "ipg", "baud";
414 dmas = <&sdma 37 1 0>,
415 <&sdma 38 1 0>;
416 dma-names = "rx", "tx";
417 fsl,fifo-depth = <15>;
418 status = "disabled";
419 };
420
421 ssi2: ssi@202c000 {
422 #sound-dai-cells = <0>;
423 compatible = "fsl,imx6q-ssi",
424 "fsl,imx51-ssi";
425 reg = <0x0202c000 0x4000>;
426 interrupts = <0 47 IRQ_TYPE_LEVEL_HIGH>;
427 clocks = <&clks IMX6QDL_CLK_SSI2_IPG>,
428 <&clks IMX6QDL_CLK_SSI2>;
429 clock-names = "ipg", "baud";
430 dmas = <&sdma 41 1 0>,
431 <&sdma 42 1 0>;
432 dma-names = "rx", "tx";
433 fsl,fifo-depth = <15>;
434 status = "disabled";
435 };
436
437 ssi3: ssi@2030000 {
438 #sound-dai-cells = <0>;
439 compatible = "fsl,imx6q-ssi",
440 "fsl,imx51-ssi";
441 reg = <0x02030000 0x4000>;
442 interrupts = <0 48 IRQ_TYPE_LEVEL_HIGH>;
443 clocks = <&clks IMX6QDL_CLK_SSI3_IPG>,
444 <&clks IMX6QDL_CLK_SSI3>;
445 clock-names = "ipg", "baud";
446 dmas = <&sdma 45 1 0>,
447 <&sdma 46 1 0>;
448 dma-names = "rx", "tx";
449 fsl,fifo-depth = <15>;
450 status = "disabled";
451 };
452
453 asrc: asrc@2034000 {
454 compatible = "fsl,imx53-asrc";
455 reg = <0x02034000 0x4000>;
456 interrupts = <0 50 IRQ_TYPE_LEVEL_HIGH>;
457 clocks = <&clks IMX6QDL_CLK_ASRC_IPG>,
458 <&clks IMX6QDL_CLK_ASRC_MEM>, <&clks 0>,
459 <&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>,
460 <&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>,
461 <&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>,
462 <&clks IMX6QDL_CLK_ASRC>, <&clks 0>, <&clks 0>,
463 <&clks IMX6QDL_CLK_SPBA>;
464 clock-names = "mem", "ipg", "asrck_0",
465 "asrck_1", "asrck_2", "asrck_3", "asrck_4",
466 "asrck_5", "asrck_6", "asrck_7", "asrck_8",
467 "asrck_9", "asrck_a", "asrck_b", "asrck_c",
468 "asrck_d", "asrck_e", "asrck_f", "spba";
469 dmas = <&sdma 17 23 1>, <&sdma 18 23 1>, <&sdma 19 23 1>,
470 <&sdma 20 23 1>, <&sdma 21 23 1>, <&sdma 22 23 1>;
471 dma-names = "rxa", "rxb", "rxc",
472 "txa", "txb", "txc";
473 fsl,asrc-rate = <48000>;
474 fsl,asrc-width = <16>;
475 status = "okay";
476 };
477
478 spba@203c000 {
479 reg = <0x0203c000 0x4000>;
480 };
481 };
482
483 vpu: vpu@2040000 {
484 compatible = "cnm,coda960";
485 reg = <0x02040000 0x3c000>;
486 interrupts = <0 12 IRQ_TYPE_LEVEL_HIGH>,
487 <0 3 IRQ_TYPE_LEVEL_HIGH>;
488 interrupt-names = "bit", "jpeg";
489 clocks = <&clks IMX6QDL_CLK_VPU_AXI>,
490 <&clks IMX6QDL_CLK_MMDC_CH0_AXI>;
491 clock-names = "per", "ahb";
492 power-domains = <&pd_pu>;
493 resets = <&src 1>;
494 iram = <&ocram>;
495 };
496
497 aipstz@207c000 { /* AIPSTZ1 */
498 reg = <0x0207c000 0x4000>;
499 };
500
501 pwm1: pwm@2080000 {
502 #pwm-cells = <3>;
503 compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
504 reg = <0x02080000 0x4000>;
505 interrupts = <0 83 IRQ_TYPE_LEVEL_HIGH>;
506 clocks = <&clks IMX6QDL_CLK_IPG>,
507 <&clks IMX6QDL_CLK_PWM1>;
508 clock-names = "ipg", "per";
509 status = "disabled";
510 };
511
512 pwm2: pwm@2084000 {
513 #pwm-cells = <3>;
514 compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
515 reg = <0x02084000 0x4000>;
516 interrupts = <0 84 IRQ_TYPE_LEVEL_HIGH>;
517 clocks = <&clks IMX6QDL_CLK_IPG>,
518 <&clks IMX6QDL_CLK_PWM2>;
519 clock-names = "ipg", "per";
520 status = "disabled";
521 };
522
523 pwm3: pwm@2088000 {
524 #pwm-cells = <3>;
525 compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
526 reg = <0x02088000 0x4000>;
527 interrupts = <0 85 IRQ_TYPE_LEVEL_HIGH>;
528 clocks = <&clks IMX6QDL_CLK_IPG>,
529 <&clks IMX6QDL_CLK_PWM3>;
530 clock-names = "ipg", "per";
531 status = "disabled";
532 };
533
534 pwm4: pwm@208c000 {
535 #pwm-cells = <3>;
536 compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
537 reg = <0x0208c000 0x4000>;
538 interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
539 clocks = <&clks IMX6QDL_CLK_IPG>,
540 <&clks IMX6QDL_CLK_PWM4>;
541 clock-names = "ipg", "per";
542 status = "disabled";
543 };
544
545 can1: flexcan@2090000 {
546 compatible = "fsl,imx6q-flexcan";
547 reg = <0x02090000 0x4000>;
548 interrupts = <0 110 IRQ_TYPE_LEVEL_HIGH>;
549 clocks = <&clks IMX6QDL_CLK_CAN1_IPG>,
550 <&clks IMX6QDL_CLK_CAN1_SERIAL>;
551 clock-names = "ipg", "per";
552 fsl,stop-mode = <&gpr 0x34 28 0x10 17>;
553 status = "disabled";
554 };
555
556 can2: flexcan@2094000 {
557 compatible = "fsl,imx6q-flexcan";
558 reg = <0x02094000 0x4000>;
559 interrupts = <0 111 IRQ_TYPE_LEVEL_HIGH>;
560 clocks = <&clks IMX6QDL_CLK_CAN2_IPG>,
561 <&clks IMX6QDL_CLK_CAN2_SERIAL>;
562 clock-names = "ipg", "per";
563 fsl,stop-mode = <&gpr 0x34 29 0x10 18>;
564 status = "disabled";
565 };
566
567 gpt: timer@2098000 {
568 compatible = "fsl,imx6q-gpt", "fsl,imx31-gpt";
569 reg = <0x02098000 0x4000>;
570 interrupts = <0 55 IRQ_TYPE_LEVEL_HIGH>;
571 clocks = <&clks IMX6QDL_CLK_GPT_IPG>,
572 <&clks IMX6QDL_CLK_GPT_IPG_PER>,
573 <&clks IMX6QDL_CLK_GPT_3M>;
574 clock-names = "ipg", "per", "osc_per";
575 };
576
577 gpio1: gpio@209c000 {
578 compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
579 reg = <0x0209c000 0x4000>;
580 interrupts = <0 66 IRQ_TYPE_LEVEL_HIGH>,
581 <0 67 IRQ_TYPE_LEVEL_HIGH>;
582 gpio-controller;
583 #gpio-cells = <2>;
584 interrupt-controller;
585 #interrupt-cells = <2>;
586 };
587
588 gpio2: gpio@20a0000 {
589 compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
590 reg = <0x020a0000 0x4000>;
591 interrupts = <0 68 IRQ_TYPE_LEVEL_HIGH>,
592 <0 69 IRQ_TYPE_LEVEL_HIGH>;
593 gpio-controller;
594 #gpio-cells = <2>;
595 interrupt-controller;
596 #interrupt-cells = <2>;
597 };
598
599 gpio3: gpio@20a4000 {
600 compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
601 reg = <0x020a4000 0x4000>;
602 interrupts = <0 70 IRQ_TYPE_LEVEL_HIGH>,
603 <0 71 IRQ_TYPE_LEVEL_HIGH>;
604 gpio-controller;
605 #gpio-cells = <2>;
606 interrupt-controller;
607 #interrupt-cells = <2>;
608 };
609
610 gpio4: gpio@20a8000 {
611 compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
612 reg = <0x020a8000 0x4000>;
613 interrupts = <0 72 IRQ_TYPE_LEVEL_HIGH>,
614 <0 73 IRQ_TYPE_LEVEL_HIGH>;
615 gpio-controller;
616 #gpio-cells = <2>;
617 interrupt-controller;
618 #interrupt-cells = <2>;
619 };
620
621 gpio5: gpio@20ac000 {
622 compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
623 reg = <0x020ac000 0x4000>;
624 interrupts = <0 74 IRQ_TYPE_LEVEL_HIGH>,
625 <0 75 IRQ_TYPE_LEVEL_HIGH>;
626 gpio-controller;
627 #gpio-cells = <2>;
628 interrupt-controller;
629 #interrupt-cells = <2>;
630 };
631
632 gpio6: gpio@20b0000 {
633 compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
634 reg = <0x020b0000 0x4000>;
635 interrupts = <0 76 IRQ_TYPE_LEVEL_HIGH>,
636 <0 77 IRQ_TYPE_LEVEL_HIGH>;
637 gpio-controller;
638 #gpio-cells = <2>;
639 interrupt-controller;
640 #interrupt-cells = <2>;
641 };
642
643 gpio7: gpio@20b4000 {
644 compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
645 reg = <0x020b4000 0x4000>;
646 interrupts = <0 78 IRQ_TYPE_LEVEL_HIGH>,
647 <0 79 IRQ_TYPE_LEVEL_HIGH>;
648 gpio-controller;
649 #gpio-cells = <2>;
650 interrupt-controller;
651 #interrupt-cells = <2>;
652 };
653
654 kpp: keypad@20b8000 {
655 compatible = "fsl,imx6q-kpp", "fsl,imx21-kpp";
656 reg = <0x020b8000 0x4000>;
657 interrupts = <0 82 IRQ_TYPE_LEVEL_HIGH>;
658 clocks = <&clks IMX6QDL_CLK_IPG>;
659 status = "disabled";
660 };
661
662 wdog1: watchdog@20bc000 {
663 compatible = "fsl,imx6q-wdt", "fsl,imx21-wdt";
664 reg = <0x020bc000 0x4000>;
665 interrupts = <0 80 IRQ_TYPE_LEVEL_HIGH>;
666 clocks = <&clks IMX6QDL_CLK_IPG>;
667 };
668
669 wdog2: watchdog@20c0000 {
670 compatible = "fsl,imx6q-wdt", "fsl,imx21-wdt";
671 reg = <0x020c0000 0x4000>;
672 interrupts = <0 81 IRQ_TYPE_LEVEL_HIGH>;
673 clocks = <&clks IMX6QDL_CLK_IPG>;
674 status = "disabled";
675 };
676
677 clks: clock-controller@20c4000 {
678 compatible = "fsl,imx6q-ccm";
679 reg = <0x020c4000 0x4000>;
680 interrupts = <0 87 IRQ_TYPE_LEVEL_HIGH>,
681 <0 88 IRQ_TYPE_LEVEL_HIGH>;
682 #clock-cells = <1>;
683 };
684
685 anatop: anatop@20c8000 {
686 compatible = "fsl,imx6q-anatop", "syscon", "simple-mfd";
687 reg = <0x020c8000 0x1000>;
688 interrupts = <0 49 IRQ_TYPE_LEVEL_HIGH>,
689 <0 54 IRQ_TYPE_LEVEL_HIGH>,
690 <0 127 IRQ_TYPE_LEVEL_HIGH>;
691
692 reg_vdd1p1: regulator-1p1 {
693 compatible = "fsl,anatop-regulator";
694 regulator-name = "vdd1p1";
695 regulator-min-microvolt = <1000000>;
696 regulator-max-microvolt = <1200000>;
697 regulator-always-on;
698 anatop-reg-offset = <0x110>;
699 anatop-vol-bit-shift = <8>;
700 anatop-vol-bit-width = <5>;
701 anatop-min-bit-val = <4>;
702 anatop-min-voltage = <800000>;
703 anatop-max-voltage = <1375000>;
704 anatop-enable-bit = <0>;
705 };
706
707 reg_vdd3p0: regulator-3p0 {
708 compatible = "fsl,anatop-regulator";
709 regulator-name = "vdd3p0";
710 regulator-min-microvolt = <2800000>;
711 regulator-max-microvolt = <3150000>;
712 regulator-always-on;
713 anatop-reg-offset = <0x120>;
714 anatop-vol-bit-shift = <8>;
715 anatop-vol-bit-width = <5>;
716 anatop-min-bit-val = <0>;
717 anatop-min-voltage = <2625000>;
718 anatop-max-voltage = <3400000>;
719 anatop-enable-bit = <0>;
720 };
721
722 reg_vdd2p5: regulator-2p5 {
723 compatible = "fsl,anatop-regulator";
724 regulator-name = "vdd2p5";
725 regulator-min-microvolt = <2250000>;
726 regulator-max-microvolt = <2750000>;
727 regulator-always-on;
728 anatop-reg-offset = <0x130>;
729 anatop-vol-bit-shift = <8>;
730 anatop-vol-bit-width = <5>;
731 anatop-min-bit-val = <0>;
732 anatop-min-voltage = <2100000>;
733 anatop-max-voltage = <2875000>;
734 anatop-enable-bit = <0>;
735 };
736
737 reg_arm: regulator-vddcore {
738 compatible = "fsl,anatop-regulator";
739 regulator-name = "vddarm";
740 regulator-min-microvolt = <725000>;
741 regulator-max-microvolt = <1450000>;
742 regulator-always-on;
743 anatop-reg-offset = <0x140>;
744 anatop-vol-bit-shift = <0>;
745 anatop-vol-bit-width = <5>;
746 anatop-delay-reg-offset = <0x170>;
747 anatop-delay-bit-shift = <24>;
748 anatop-delay-bit-width = <2>;
749 anatop-min-bit-val = <1>;
750 anatop-min-voltage = <725000>;
751 anatop-max-voltage = <1450000>;
752 };
753
754 reg_pu: regulator-vddpu {
755 compatible = "fsl,anatop-regulator";
756 regulator-name = "vddpu";
757 regulator-min-microvolt = <725000>;
758 regulator-max-microvolt = <1450000>;
759 regulator-enable-ramp-delay = <150>;
760 anatop-reg-offset = <0x140>;
761 anatop-vol-bit-shift = <9>;
762 anatop-vol-bit-width = <5>;
763 anatop-delay-reg-offset = <0x170>;
764 anatop-delay-bit-shift = <26>;
765 anatop-delay-bit-width = <2>;
766 anatop-min-bit-val = <1>;
767 anatop-min-voltage = <725000>;
768 anatop-max-voltage = <1450000>;
769 };
770
771 reg_soc: regulator-vddsoc {
772 compatible = "fsl,anatop-regulator";
773 regulator-name = "vddsoc";
774 regulator-min-microvolt = <725000>;
775 regulator-max-microvolt = <1450000>;
776 regulator-always-on;
777 anatop-reg-offset = <0x140>;
778 anatop-vol-bit-shift = <18>;
779 anatop-vol-bit-width = <5>;
780 anatop-delay-reg-offset = <0x170>;
781 anatop-delay-bit-shift = <28>;
782 anatop-delay-bit-width = <2>;
783 anatop-min-bit-val = <1>;
784 anatop-min-voltage = <725000>;
785 anatop-max-voltage = <1450000>;
786 };
787
788 tempmon: tempmon {
789 compatible = "fsl,imx6q-tempmon";
790 interrupt-parent = <&gpc>;
791 interrupts = <0 49 IRQ_TYPE_LEVEL_HIGH>;
792 fsl,tempmon = <&anatop>;
793 nvmem-cells = <&tempmon_calib>, <&tempmon_temp_grade>;
794 nvmem-cell-names = "calib", "temp_grade";
795 clocks = <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
796 #thermal-sensor-cells = <0>;
797 };
798 };
799
800 usbphy1: usbphy@20c9000 {
801 compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy";
802 reg = <0x020c9000 0x1000>;
803 interrupts = <0 44 IRQ_TYPE_LEVEL_HIGH>;
804 clocks = <&clks IMX6QDL_CLK_USBPHY1>;
805 fsl,anatop = <&anatop>;
806 };
807
808 usbphy2: usbphy@20ca000 {
809 compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy";
810 reg = <0x020ca000 0x1000>;
811 interrupts = <0 45 IRQ_TYPE_LEVEL_HIGH>;
812 clocks = <&clks IMX6QDL_CLK_USBPHY2>;
813 fsl,anatop = <&anatop>;
814 };
815
816 snvs: snvs@20cc000 {
817 compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd";
818 reg = <0x020cc000 0x4000>;
819
820 snvs_rtc: snvs-rtc-lp {
821 compatible = "fsl,sec-v4.0-mon-rtc-lp";
822 regmap = <&snvs>;
823 offset = <0x34>;
824 interrupts = <0 19 IRQ_TYPE_LEVEL_HIGH>,
825 <0 20 IRQ_TYPE_LEVEL_HIGH>;
826 };
827
828 snvs_poweroff: snvs-poweroff {
829 compatible = "syscon-poweroff";
830 regmap = <&snvs>;
831 offset = <0x38>;
832 value = <0x60>;
833 mask = <0x60>;
834 status = "disabled";
835 };
836
837 snvs_pwrkey: snvs-powerkey {
838 compatible = "fsl,sec-v4.0-pwrkey";
839 regmap = <&snvs>;
840 interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
841 linux,keycode = <KEY_POWER>;
842 wakeup-source;
843 status = "disabled";
844 };
845
846 snvs_lpgpr: snvs-lpgpr {
847 compatible = "fsl,imx6q-snvs-lpgpr";
848 };
849 };
850
851 epit1: epit@20d0000 { /* EPIT1 */
852 reg = <0x020d0000 0x4000>;
853 interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH>;
854 };
855
856 epit2: epit@20d4000 { /* EPIT2 */
857 reg = <0x020d4000 0x4000>;
858 interrupts = <0 57 IRQ_TYPE_LEVEL_HIGH>;
859 };
860
861 src: reset-controller@20d8000 {
862 compatible = "fsl,imx6q-src", "fsl,imx51-src";
863 reg = <0x020d8000 0x4000>;
864 interrupts = <0 91 IRQ_TYPE_LEVEL_HIGH>,
865 <0 96 IRQ_TYPE_LEVEL_HIGH>;
866 #reset-cells = <1>;
867 };
868
869 gpc: gpc@20dc000 {
870 compatible = "fsl,imx6q-gpc";
871 reg = <0x020dc000 0x4000>;
872 interrupt-controller;
873 #interrupt-cells = <3>;
874 interrupts = <0 89 IRQ_TYPE_LEVEL_HIGH>;
875 interrupt-parent = <&intc>;
876 clocks = <&clks IMX6QDL_CLK_IPG>;
877 clock-names = "ipg";
878
879 pgc {
880 #address-cells = <1>;
881 #size-cells = <0>;
882
883 power-domain@0 {
884 reg = <0>;
885 #power-domain-cells = <0>;
886 };
887 pd_pu: power-domain@1 {
888 reg = <1>;
889 #power-domain-cells = <0>;
890 power-supply = <®_pu>;
891 clocks = <&clks IMX6QDL_CLK_GPU3D_CORE>,
892 <&clks IMX6QDL_CLK_GPU3D_SHADER>,
893 <&clks IMX6QDL_CLK_GPU2D_CORE>,
894 <&clks IMX6QDL_CLK_GPU2D_AXI>,
895 <&clks IMX6QDL_CLK_OPENVG_AXI>,
896 <&clks IMX6QDL_CLK_VPU_AXI>;
897 };
898 };
899 };
900
901 gpr: iomuxc-gpr@20e0000 {
902 compatible = "fsl,imx6q-iomuxc-gpr", "syscon", "simple-mfd";
903 reg = <0x20e0000 0x38>;
904
905 mux: mux-controller {
906 compatible = "mmio-mux";
907 #mux-control-cells = <1>;
908 };
909 };
910
911 iomuxc: pinctrl@20e0000 {
912 compatible = "fsl,imx6dl-iomuxc", "fsl,imx6q-iomuxc";
913 reg = <0x20e0000 0x4000>;
914 };
915
916 dcic1: dcic@20e4000 {
917 reg = <0x020e4000 0x4000>;
918 interrupts = <0 124 IRQ_TYPE_LEVEL_HIGH>;
919 };
920
921 dcic2: dcic@20e8000 {
922 reg = <0x020e8000 0x4000>;
923 interrupts = <0 125 IRQ_TYPE_LEVEL_HIGH>;
924 };
925
926 sdma: sdma@20ec000 {
927 compatible = "fsl,imx6q-sdma", "fsl,imx35-sdma";
928 reg = <0x020ec000 0x4000>;
929 interrupts = <0 2 IRQ_TYPE_LEVEL_HIGH>;
930 clocks = <&clks IMX6QDL_CLK_IPG>,
931 <&clks IMX6QDL_CLK_SDMA>;
932 clock-names = "ipg", "ahb";
933 #dma-cells = <3>;
934 fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
935 };
936 };
937
938 bus@2100000 { /* AIPS2 */
939 compatible = "fsl,aips-bus", "simple-bus";
940 #address-cells = <1>;
941 #size-cells = <1>;
942 reg = <0x02100000 0x100000>;
943 ranges;
944
945 crypto: crypto@2100000 {
946 compatible = "fsl,sec-v4.0";
947 #address-cells = <1>;
948 #size-cells = <1>;
949 reg = <0x2100000 0x10000>;
950 ranges = <0 0x2100000 0x10000>;
951 clocks = <&clks IMX6QDL_CLK_CAAM_MEM>,
952 <&clks IMX6QDL_CLK_CAAM_ACLK>,
953 <&clks IMX6QDL_CLK_CAAM_IPG>,
954 <&clks IMX6QDL_CLK_EIM_SLOW>;
955 clock-names = "mem", "aclk", "ipg", "emi_slow";
956
957 sec_jr0: jr@1000 {
958 compatible = "fsl,sec-v4.0-job-ring";
959 reg = <0x1000 0x1000>;
960 interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
961 };
962
963 sec_jr1: jr@2000 {
964 compatible = "fsl,sec-v4.0-job-ring";
965 reg = <0x2000 0x1000>;
966 interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
967 };
968 };
969
970 aipstz@217c000 { /* AIPSTZ2 */
971 reg = <0x0217c000 0x4000>;
972 };
973
974 usbotg: usb@2184000 {
975 compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
976 reg = <0x02184000 0x200>;
977 interrupts = <0 43 IRQ_TYPE_LEVEL_HIGH>;
978 clocks = <&clks IMX6QDL_CLK_USBOH3>;
979 fsl,usbphy = <&usbphy1>;
980 fsl,usbmisc = <&usbmisc 0>;
981 ahb-burst-config = <0x0>;
982 tx-burst-size-dword = <0x10>;
983 rx-burst-size-dword = <0x10>;
984 status = "disabled";
985 };
986
987 usbh1: usb@2184200 {
988 compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
989 reg = <0x02184200 0x200>;
990 interrupts = <0 40 IRQ_TYPE_LEVEL_HIGH>;
991 clocks = <&clks IMX6QDL_CLK_USBOH3>;
992 fsl,usbphy = <&usbphy2>;
993 fsl,usbmisc = <&usbmisc 1>;
994 dr_mode = "host";
995 ahb-burst-config = <0x0>;
996 tx-burst-size-dword = <0x10>;
997 rx-burst-size-dword = <0x10>;
998 status = "disabled";
999 };
1000
1001 usbh2: usb@2184400 {
1002 compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
1003 reg = <0x02184400 0x200>;
1004 interrupts = <0 41 IRQ_TYPE_LEVEL_HIGH>;
1005 clocks = <&clks IMX6QDL_CLK_USBOH3>;
1006 fsl,usbphy = <&usbphynop1>;
1007 phy_type = "hsic";
1008 fsl,usbmisc = <&usbmisc 2>;
1009 dr_mode = "host";
1010 ahb-burst-config = <0x0>;
1011 tx-burst-size-dword = <0x10>;
1012 rx-burst-size-dword = <0x10>;
1013 status = "disabled";
1014 };
1015
1016 usbh3: usb@2184600 {
1017 compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
1018 reg = <0x02184600 0x200>;
1019 interrupts = <0 42 IRQ_TYPE_LEVEL_HIGH>;
1020 clocks = <&clks IMX6QDL_CLK_USBOH3>;
1021 fsl,usbphy = <&usbphynop2>;
1022 phy_type = "hsic";
1023 fsl,usbmisc = <&usbmisc 3>;
1024 dr_mode = "host";
1025 ahb-burst-config = <0x0>;
1026 tx-burst-size-dword = <0x10>;
1027 rx-burst-size-dword = <0x10>;
1028 status = "disabled";
1029 };
1030
1031 usbmisc: usbmisc@2184800 {
1032 #index-cells = <1>;
1033 compatible = "fsl,imx6q-usbmisc";
1034 reg = <0x02184800 0x200>;
1035 clocks = <&clks IMX6QDL_CLK_USBOH3>;
1036 };
1037
1038 fec: ethernet@2188000 {
1039 compatible = "fsl,imx6q-fec";
1040 reg = <0x02188000 0x4000>;
1041 interrupt-names = "int0", "pps";
1042 interrupts = <0 118 IRQ_TYPE_LEVEL_HIGH>,
1043 <0 119 IRQ_TYPE_LEVEL_HIGH>;
1044 clocks = <&clks IMX6QDL_CLK_ENET>,
1045 <&clks IMX6QDL_CLK_ENET>,
1046 <&clks IMX6QDL_CLK_ENET_REF>;
1047 clock-names = "ipg", "ahb", "ptp";
1048 fsl,stop-mode = <&gpr 0x34 27>;
1049 status = "disabled";
1050 };
1051
1052 mlb@218c000 {
1053 reg = <0x0218c000 0x4000>;
1054 interrupts = <0 53 IRQ_TYPE_LEVEL_HIGH>,
1055 <0 117 IRQ_TYPE_LEVEL_HIGH>,
1056 <0 126 IRQ_TYPE_LEVEL_HIGH>;
1057 };
1058
1059 usdhc1: mmc@2190000 {
1060 compatible = "fsl,imx6q-usdhc";
1061 reg = <0x02190000 0x4000>;
1062 interrupts = <0 22 IRQ_TYPE_LEVEL_HIGH>;
1063 clocks = <&clks IMX6QDL_CLK_USDHC1>,
1064 <&clks IMX6QDL_CLK_USDHC1>,
1065 <&clks IMX6QDL_CLK_USDHC1>;
1066 clock-names = "ipg", "ahb", "per";
1067 bus-width = <4>;
1068 status = "disabled";
1069 };
1070
1071 usdhc2: mmc@2194000 {
1072 compatible = "fsl,imx6q-usdhc";
1073 reg = <0x02194000 0x4000>;
1074 interrupts = <0 23 IRQ_TYPE_LEVEL_HIGH>;
1075 clocks = <&clks IMX6QDL_CLK_USDHC2>,
1076 <&clks IMX6QDL_CLK_USDHC2>,
1077 <&clks IMX6QDL_CLK_USDHC2>;
1078 clock-names = "ipg", "ahb", "per";
1079 bus-width = <4>;
1080 status = "disabled";
1081 };
1082
1083 usdhc3: mmc@2198000 {
1084 compatible = "fsl,imx6q-usdhc";
1085 reg = <0x02198000 0x4000>;
1086 interrupts = <0 24 IRQ_TYPE_LEVEL_HIGH>;
1087 clocks = <&clks IMX6QDL_CLK_USDHC3>,
1088 <&clks IMX6QDL_CLK_USDHC3>,
1089 <&clks IMX6QDL_CLK_USDHC3>;
1090 clock-names = "ipg", "ahb", "per";
1091 bus-width = <4>;
1092 status = "disabled";
1093 };
1094
1095 usdhc4: mmc@219c000 {
1096 compatible = "fsl,imx6q-usdhc";
1097 reg = <0x0219c000 0x4000>;
1098 interrupts = <0 25 IRQ_TYPE_LEVEL_HIGH>;
1099 clocks = <&clks IMX6QDL_CLK_USDHC4>,
1100 <&clks IMX6QDL_CLK_USDHC4>,
1101 <&clks IMX6QDL_CLK_USDHC4>;
1102 clock-names = "ipg", "ahb", "per";
1103 bus-width = <4>;
1104 status = "disabled";
1105 };
1106
1107 i2c1: i2c@21a0000 {
1108 #address-cells = <1>;
1109 #size-cells = <0>;
1110 compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
1111 reg = <0x021a0000 0x4000>;
1112 interrupts = <0 36 IRQ_TYPE_LEVEL_HIGH>;
1113 clocks = <&clks IMX6QDL_CLK_I2C1>;
1114 status = "disabled";
1115 };
1116
1117 i2c2: i2c@21a4000 {
1118 #address-cells = <1>;
1119 #size-cells = <0>;
1120 compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
1121 reg = <0x021a4000 0x4000>;
1122 interrupts = <0 37 IRQ_TYPE_LEVEL_HIGH>;
1123 clocks = <&clks IMX6QDL_CLK_I2C2>;
1124 status = "disabled";
1125 };
1126
1127 i2c3: i2c@21a8000 {
1128 #address-cells = <1>;
1129 #size-cells = <0>;
1130 compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
1131 reg = <0x021a8000 0x4000>;
1132 interrupts = <0 38 IRQ_TYPE_LEVEL_HIGH>;
1133 clocks = <&clks IMX6QDL_CLK_I2C3>;
1134 status = "disabled";
1135 };
1136
1137 romcp@21ac000 {
1138 reg = <0x021ac000 0x4000>;
1139 };
1140
1141 mmdc0: memory-controller@21b0000 { /* MMDC0 */
1142 compatible = "fsl,imx6q-mmdc";
1143 reg = <0x021b0000 0x4000>;
1144 clocks = <&clks IMX6QDL_CLK_MMDC_P0_IPG>;
1145 };
1146
1147 mmdc1: memory-controller@21b4000 { /* MMDC1 */
1148 compatible = "fsl,imx6q-mmdc";
1149 reg = <0x021b4000 0x4000>;
1150 status = "disabled";
1151 };
1152
1153 weim: weim@21b8000 {
1154 #address-cells = <2>;
1155 #size-cells = <1>;
1156 compatible = "fsl,imx6q-weim";
1157 reg = <0x021b8000 0x4000>;
1158 interrupts = <0 14 IRQ_TYPE_LEVEL_HIGH>;
1159 clocks = <&clks IMX6QDL_CLK_EIM_SLOW>;
1160 fsl,weim-cs-gpr = <&gpr>;
1161 status = "disabled";
1162 };
1163
1164 ocotp: efuse@21bc000 {
1165 compatible = "fsl,imx6q-ocotp", "syscon";
1166 reg = <0x021bc000 0x4000>;
1167 clocks = <&clks IMX6QDL_CLK_IIM>;
1168 #address-cells = <1>;
1169 #size-cells = <1>;
1170
1171 cpu_speed_grade: speed-grade@10 {
1172 reg = <0x10 4>;
1173 };
1174
1175 tempmon_calib: calib@38 {
1176 reg = <0x38 4>;
1177 };
1178
1179 tempmon_temp_grade: temp-grade@20 {
1180 reg = <0x20 4>;
1181 };
1182 };
1183
1184 tzasc@21d0000 { /* TZASC1 */
1185 reg = <0x021d0000 0x4000>;
1186 interrupts = <0 108 IRQ_TYPE_LEVEL_HIGH>;
1187 };
1188
1189 tzasc@21d4000 { /* TZASC2 */
1190 reg = <0x021d4000 0x4000>;
1191 interrupts = <0 109 IRQ_TYPE_LEVEL_HIGH>;
1192 };
1193
1194 audmux: audmux@21d8000 {
1195 compatible = "fsl,imx6q-audmux", "fsl,imx31-audmux";
1196 reg = <0x021d8000 0x4000>;
1197 status = "disabled";
1198 };
1199
1200 mipi_csi: mipi@21dc000 {
1201 compatible = "fsl,imx6-mipi-csi2";
1202 reg = <0x021dc000 0x4000>;
1203 #address-cells = <1>;
1204 #size-cells = <0>;
1205 interrupts = <0 100 0x04>, <0 101 0x04>;
1206 clocks = <&clks IMX6QDL_CLK_HSI_TX>,
1207 <&clks IMX6QDL_CLK_VIDEO_27M>,
1208 <&clks IMX6QDL_CLK_EIM_PODF>;
1209 clock-names = "dphy", "ref", "pix";
1210 status = "disabled";
1211 };
1212
1213 mipi_dsi: mipi@21e0000 {
1214 reg = <0x021e0000 0x4000>;
1215 status = "disabled";
1216
1217 ports {
1218 #address-cells = <1>;
1219 #size-cells = <0>;
1220
1221 port@0 {
1222 reg = <0>;
1223
1224 mipi_mux_0: endpoint {
1225 remote-endpoint = <&ipu1_di0_mipi>;
1226 };
1227 };
1228
1229 port@1 {
1230 reg = <1>;
1231
1232 mipi_mux_1: endpoint {
1233 remote-endpoint = <&ipu1_di1_mipi>;
1234 };
1235 };
1236 };
1237 };
1238
1239 vdoa@21e4000 {
1240 compatible = "fsl,imx6q-vdoa";
1241 reg = <0x021e4000 0x4000>;
1242 interrupts = <0 18 IRQ_TYPE_LEVEL_HIGH>;
1243 clocks = <&clks IMX6QDL_CLK_VDOA>;
1244 };
1245
1246 uart2: serial@21e8000 {
1247 compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
1248 reg = <0x021e8000 0x4000>;
1249 interrupts = <0 27 IRQ_TYPE_LEVEL_HIGH>;
1250 clocks = <&clks IMX6QDL_CLK_UART_IPG>,
1251 <&clks IMX6QDL_CLK_UART_SERIAL>;
1252 clock-names = "ipg", "per";
1253 dmas = <&sdma 27 4 0>, <&sdma 28 4 0>;
1254 dma-names = "rx", "tx";
1255 status = "disabled";
1256 };
1257
1258 uart3: serial@21ec000 {
1259 compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
1260 reg = <0x021ec000 0x4000>;
1261 interrupts = <0 28 IRQ_TYPE_LEVEL_HIGH>;
1262 clocks = <&clks IMX6QDL_CLK_UART_IPG>,
1263 <&clks IMX6QDL_CLK_UART_SERIAL>;
1264 clock-names = "ipg", "per";
1265 dmas = <&sdma 29 4 0>, <&sdma 30 4 0>;
1266 dma-names = "rx", "tx";
1267 status = "disabled";
1268 };
1269
1270 uart4: serial@21f0000 {
1271 compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
1272 reg = <0x021f0000 0x4000>;
1273 interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>;
1274 clocks = <&clks IMX6QDL_CLK_UART_IPG>,
1275 <&clks IMX6QDL_CLK_UART_SERIAL>;
1276 clock-names = "ipg", "per";
1277 dmas = <&sdma 31 4 0>, <&sdma 32 4 0>;
1278 dma-names = "rx", "tx";
1279 status = "disabled";
1280 };
1281
1282 uart5: serial@21f4000 {
1283 compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
1284 reg = <0x021f4000 0x4000>;
1285 interrupts = <0 30 IRQ_TYPE_LEVEL_HIGH>;
1286 clocks = <&clks IMX6QDL_CLK_UART_IPG>,
1287 <&clks IMX6QDL_CLK_UART_SERIAL>;
1288 clock-names = "ipg", "per";
1289 dmas = <&sdma 33 4 0>, <&sdma 34 4 0>;
1290 dma-names = "rx", "tx";
1291 status = "disabled";
1292 };
1293 };
1294
1295 ipu1: ipu@2400000 {
1296 #address-cells = <1>;
1297 #size-cells = <0>;
1298 compatible = "fsl,imx6q-ipu";
1299 reg = <0x02400000 0x400000>;
1300 interrupts = <0 6 IRQ_TYPE_LEVEL_HIGH>,
1301 <0 5 IRQ_TYPE_LEVEL_HIGH>;
1302 clocks = <&clks IMX6QDL_CLK_IPU1>,
1303 <&clks IMX6QDL_CLK_IPU1_DI0>,
1304 <&clks IMX6QDL_CLK_IPU1_DI1>;
1305 clock-names = "bus", "di0", "di1";
1306 resets = <&src 2>;
1307
1308 ipu1_csi0: port@0 {
1309 reg = <0>;
1310
1311 ipu1_csi0_from_ipu1_csi0_mux: endpoint {
1312 remote-endpoint = <&ipu1_csi0_mux_to_ipu1_csi0>;
1313 };
1314 };
1315
1316 ipu1_csi1: port@1 {
1317 reg = <1>;
1318 };
1319
1320 ipu1_di0: port@2 {
1321 #address-cells = <1>;
1322 #size-cells = <0>;
1323 reg = <2>;
1324
1325 ipu1_di0_disp0: endpoint@0 {
1326 reg = <0>;
1327 };
1328
1329 ipu1_di0_hdmi: endpoint@1 {
1330 reg = <1>;
1331 remote-endpoint = <&hdmi_mux_0>;
1332 };
1333
1334 ipu1_di0_mipi: endpoint@2 {
1335 reg = <2>;
1336 remote-endpoint = <&mipi_mux_0>;
1337 };
1338
1339 ipu1_di0_lvds0: endpoint@3 {
1340 reg = <3>;
1341 remote-endpoint = <&lvds0_mux_0>;
1342 };
1343
1344 ipu1_di0_lvds1: endpoint@4 {
1345 reg = <4>;
1346 remote-endpoint = <&lvds1_mux_0>;
1347 };
1348 };
1349
1350 ipu1_di1: port@3 {
1351 #address-cells = <1>;
1352 #size-cells = <0>;
1353 reg = <3>;
1354
1355 ipu1_di1_disp1: endpoint@0 {
1356 reg = <0>;
1357 };
1358
1359 ipu1_di1_hdmi: endpoint@1 {
1360 reg = <1>;
1361 remote-endpoint = <&hdmi_mux_1>;
1362 };
1363
1364 ipu1_di1_mipi: endpoint@2 {
1365 reg = <2>;
1366 remote-endpoint = <&mipi_mux_1>;
1367 };
1368
1369 ipu1_di1_lvds0: endpoint@3 {
1370 reg = <3>;
1371 remote-endpoint = <&lvds0_mux_1>;
1372 };
1373
1374 ipu1_di1_lvds1: endpoint@4 {
1375 reg = <4>;
1376 remote-endpoint = <&lvds1_mux_1>;
1377 };
1378 };
1379 };
1380 };
1381};