Loading...
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Counter driver for the ACCES 104-QUAD-8
4 * Copyright (C) 2016 William Breathitt Gray
5 *
6 * This driver supports the ACCES 104-QUAD-8 and ACCES 104-QUAD-4.
7 */
8#include <linux/bitops.h>
9#include <linux/counter.h>
10#include <linux/device.h>
11#include <linux/errno.h>
12#include <linux/iio/iio.h>
13#include <linux/iio/types.h>
14#include <linux/io.h>
15#include <linux/ioport.h>
16#include <linux/isa.h>
17#include <linux/kernel.h>
18#include <linux/module.h>
19#include <linux/moduleparam.h>
20#include <linux/types.h>
21
22#define QUAD8_EXTENT 32
23
24static unsigned int base[max_num_isa_dev(QUAD8_EXTENT)];
25static unsigned int num_quad8;
26module_param_array(base, uint, &num_quad8, 0);
27MODULE_PARM_DESC(base, "ACCES 104-QUAD-8 base addresses");
28
29#define QUAD8_NUM_COUNTERS 8
30
31/**
32 * struct quad8_iio - IIO device private data structure
33 * @counter: instance of the counter_device
34 * @fck_prescaler: array of filter clock prescaler configurations
35 * @preset: array of preset values
36 * @count_mode: array of count mode configurations
37 * @quadrature_mode: array of quadrature mode configurations
38 * @quadrature_scale: array of quadrature mode scale configurations
39 * @ab_enable: array of A and B inputs enable configurations
40 * @preset_enable: array of set_to_preset_on_index attribute configurations
41 * @synchronous_mode: array of index function synchronous mode configurations
42 * @index_polarity: array of index function polarity configurations
43 * @cable_fault_enable: differential encoder cable status enable configurations
44 * @base: base port address of the IIO device
45 */
46struct quad8_iio {
47 struct mutex lock;
48 struct counter_device counter;
49 unsigned int fck_prescaler[QUAD8_NUM_COUNTERS];
50 unsigned int preset[QUAD8_NUM_COUNTERS];
51 unsigned int count_mode[QUAD8_NUM_COUNTERS];
52 unsigned int quadrature_mode[QUAD8_NUM_COUNTERS];
53 unsigned int quadrature_scale[QUAD8_NUM_COUNTERS];
54 unsigned int ab_enable[QUAD8_NUM_COUNTERS];
55 unsigned int preset_enable[QUAD8_NUM_COUNTERS];
56 unsigned int synchronous_mode[QUAD8_NUM_COUNTERS];
57 unsigned int index_polarity[QUAD8_NUM_COUNTERS];
58 unsigned int cable_fault_enable;
59 unsigned int base;
60};
61
62#define QUAD8_REG_CHAN_OP 0x11
63#define QUAD8_REG_INDEX_INPUT_LEVELS 0x16
64#define QUAD8_DIFF_ENCODER_CABLE_STATUS 0x17
65/* Borrow Toggle flip-flop */
66#define QUAD8_FLAG_BT BIT(0)
67/* Carry Toggle flip-flop */
68#define QUAD8_FLAG_CT BIT(1)
69/* Error flag */
70#define QUAD8_FLAG_E BIT(4)
71/* Up/Down flag */
72#define QUAD8_FLAG_UD BIT(5)
73/* Reset and Load Signal Decoders */
74#define QUAD8_CTR_RLD 0x00
75/* Counter Mode Register */
76#define QUAD8_CTR_CMR 0x20
77/* Input / Output Control Register */
78#define QUAD8_CTR_IOR 0x40
79/* Index Control Register */
80#define QUAD8_CTR_IDR 0x60
81/* Reset Byte Pointer (three byte data pointer) */
82#define QUAD8_RLD_RESET_BP 0x01
83/* Reset Counter */
84#define QUAD8_RLD_RESET_CNTR 0x02
85/* Reset Borrow Toggle, Carry Toggle, Compare Toggle, and Sign flags */
86#define QUAD8_RLD_RESET_FLAGS 0x04
87/* Reset Error flag */
88#define QUAD8_RLD_RESET_E 0x06
89/* Preset Register to Counter */
90#define QUAD8_RLD_PRESET_CNTR 0x08
91/* Transfer Counter to Output Latch */
92#define QUAD8_RLD_CNTR_OUT 0x10
93/* Transfer Preset Register LSB to FCK Prescaler */
94#define QUAD8_RLD_PRESET_PSC 0x18
95#define QUAD8_CHAN_OP_ENABLE_COUNTERS 0x00
96#define QUAD8_CHAN_OP_RESET_COUNTERS 0x01
97#define QUAD8_CMR_QUADRATURE_X1 0x08
98#define QUAD8_CMR_QUADRATURE_X2 0x10
99#define QUAD8_CMR_QUADRATURE_X4 0x18
100
101
102static int quad8_read_raw(struct iio_dev *indio_dev,
103 struct iio_chan_spec const *chan, int *val, int *val2, long mask)
104{
105 struct quad8_iio *const priv = iio_priv(indio_dev);
106 const int base_offset = priv->base + 2 * chan->channel;
107 unsigned int flags;
108 unsigned int borrow;
109 unsigned int carry;
110 int i;
111
112 switch (mask) {
113 case IIO_CHAN_INFO_RAW:
114 if (chan->type == IIO_INDEX) {
115 *val = !!(inb(priv->base + QUAD8_REG_INDEX_INPUT_LEVELS)
116 & BIT(chan->channel));
117 return IIO_VAL_INT;
118 }
119
120 flags = inb(base_offset + 1);
121 borrow = flags & QUAD8_FLAG_BT;
122 carry = !!(flags & QUAD8_FLAG_CT);
123
124 /* Borrow XOR Carry effectively doubles count range */
125 *val = (borrow ^ carry) << 24;
126
127 mutex_lock(&priv->lock);
128
129 /* Reset Byte Pointer; transfer Counter to Output Latch */
130 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_BP | QUAD8_RLD_CNTR_OUT,
131 base_offset + 1);
132
133 for (i = 0; i < 3; i++)
134 *val |= (unsigned int)inb(base_offset) << (8 * i);
135
136 mutex_unlock(&priv->lock);
137
138 return IIO_VAL_INT;
139 case IIO_CHAN_INFO_ENABLE:
140 *val = priv->ab_enable[chan->channel];
141 return IIO_VAL_INT;
142 case IIO_CHAN_INFO_SCALE:
143 *val = 1;
144 *val2 = priv->quadrature_scale[chan->channel];
145 return IIO_VAL_FRACTIONAL_LOG2;
146 }
147
148 return -EINVAL;
149}
150
151static int quad8_write_raw(struct iio_dev *indio_dev,
152 struct iio_chan_spec const *chan, int val, int val2, long mask)
153{
154 struct quad8_iio *const priv = iio_priv(indio_dev);
155 const int base_offset = priv->base + 2 * chan->channel;
156 int i;
157 unsigned int ior_cfg;
158
159 switch (mask) {
160 case IIO_CHAN_INFO_RAW:
161 if (chan->type == IIO_INDEX)
162 return -EINVAL;
163
164 /* Only 24-bit values are supported */
165 if ((unsigned int)val > 0xFFFFFF)
166 return -EINVAL;
167
168 mutex_lock(&priv->lock);
169
170 /* Reset Byte Pointer */
171 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_BP, base_offset + 1);
172
173 /* Counter can only be set via Preset Register */
174 for (i = 0; i < 3; i++)
175 outb(val >> (8 * i), base_offset);
176
177 /* Transfer Preset Register to Counter */
178 outb(QUAD8_CTR_RLD | QUAD8_RLD_PRESET_CNTR, base_offset + 1);
179
180 /* Reset Byte Pointer */
181 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_BP, base_offset + 1);
182
183 /* Set Preset Register back to original value */
184 val = priv->preset[chan->channel];
185 for (i = 0; i < 3; i++)
186 outb(val >> (8 * i), base_offset);
187
188 /* Reset Borrow, Carry, Compare, and Sign flags */
189 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_FLAGS, base_offset + 1);
190 /* Reset Error flag */
191 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_E, base_offset + 1);
192
193 mutex_unlock(&priv->lock);
194
195 return 0;
196 case IIO_CHAN_INFO_ENABLE:
197 /* only boolean values accepted */
198 if (val < 0 || val > 1)
199 return -EINVAL;
200
201 mutex_lock(&priv->lock);
202
203 priv->ab_enable[chan->channel] = val;
204
205 ior_cfg = val | priv->preset_enable[chan->channel] << 1;
206
207 /* Load I/O control configuration */
208 outb(QUAD8_CTR_IOR | ior_cfg, base_offset + 1);
209
210 mutex_unlock(&priv->lock);
211
212 return 0;
213 case IIO_CHAN_INFO_SCALE:
214 mutex_lock(&priv->lock);
215
216 /* Quadrature scaling only available in quadrature mode */
217 if (!priv->quadrature_mode[chan->channel] &&
218 (val2 || val != 1)) {
219 mutex_unlock(&priv->lock);
220 return -EINVAL;
221 }
222
223 /* Only three gain states (1, 0.5, 0.25) */
224 if (val == 1 && !val2)
225 priv->quadrature_scale[chan->channel] = 0;
226 else if (!val)
227 switch (val2) {
228 case 500000:
229 priv->quadrature_scale[chan->channel] = 1;
230 break;
231 case 250000:
232 priv->quadrature_scale[chan->channel] = 2;
233 break;
234 default:
235 mutex_unlock(&priv->lock);
236 return -EINVAL;
237 }
238 else {
239 mutex_unlock(&priv->lock);
240 return -EINVAL;
241 }
242
243 mutex_unlock(&priv->lock);
244 return 0;
245 }
246
247 return -EINVAL;
248}
249
250static const struct iio_info quad8_info = {
251 .read_raw = quad8_read_raw,
252 .write_raw = quad8_write_raw
253};
254
255static ssize_t quad8_read_preset(struct iio_dev *indio_dev, uintptr_t private,
256 const struct iio_chan_spec *chan, char *buf)
257{
258 const struct quad8_iio *const priv = iio_priv(indio_dev);
259
260 return snprintf(buf, PAGE_SIZE, "%u\n", priv->preset[chan->channel]);
261}
262
263static ssize_t quad8_write_preset(struct iio_dev *indio_dev, uintptr_t private,
264 const struct iio_chan_spec *chan, const char *buf, size_t len)
265{
266 struct quad8_iio *const priv = iio_priv(indio_dev);
267 const int base_offset = priv->base + 2 * chan->channel;
268 unsigned int preset;
269 int ret;
270 int i;
271
272 ret = kstrtouint(buf, 0, &preset);
273 if (ret)
274 return ret;
275
276 /* Only 24-bit values are supported */
277 if (preset > 0xFFFFFF)
278 return -EINVAL;
279
280 mutex_lock(&priv->lock);
281
282 priv->preset[chan->channel] = preset;
283
284 /* Reset Byte Pointer */
285 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_BP, base_offset + 1);
286
287 /* Set Preset Register */
288 for (i = 0; i < 3; i++)
289 outb(preset >> (8 * i), base_offset);
290
291 mutex_unlock(&priv->lock);
292
293 return len;
294}
295
296static ssize_t quad8_read_set_to_preset_on_index(struct iio_dev *indio_dev,
297 uintptr_t private, const struct iio_chan_spec *chan, char *buf)
298{
299 const struct quad8_iio *const priv = iio_priv(indio_dev);
300
301 return snprintf(buf, PAGE_SIZE, "%u\n",
302 !priv->preset_enable[chan->channel]);
303}
304
305static ssize_t quad8_write_set_to_preset_on_index(struct iio_dev *indio_dev,
306 uintptr_t private, const struct iio_chan_spec *chan, const char *buf,
307 size_t len)
308{
309 struct quad8_iio *const priv = iio_priv(indio_dev);
310 const int base_offset = priv->base + 2 * chan->channel + 1;
311 bool preset_enable;
312 int ret;
313 unsigned int ior_cfg;
314
315 ret = kstrtobool(buf, &preset_enable);
316 if (ret)
317 return ret;
318
319 /* Preset enable is active low in Input/Output Control register */
320 preset_enable = !preset_enable;
321
322 mutex_lock(&priv->lock);
323
324 priv->preset_enable[chan->channel] = preset_enable;
325
326 ior_cfg = priv->ab_enable[chan->channel] |
327 (unsigned int)preset_enable << 1;
328
329 /* Load I/O control configuration to Input / Output Control Register */
330 outb(QUAD8_CTR_IOR | ior_cfg, base_offset);
331
332 mutex_unlock(&priv->lock);
333
334 return len;
335}
336
337static const char *const quad8_noise_error_states[] = {
338 "No excessive noise is present at the count inputs",
339 "Excessive noise is present at the count inputs"
340};
341
342static int quad8_get_noise_error(struct iio_dev *indio_dev,
343 const struct iio_chan_spec *chan)
344{
345 struct quad8_iio *const priv = iio_priv(indio_dev);
346 const int base_offset = priv->base + 2 * chan->channel + 1;
347
348 return !!(inb(base_offset) & QUAD8_FLAG_E);
349}
350
351static const struct iio_enum quad8_noise_error_enum = {
352 .items = quad8_noise_error_states,
353 .num_items = ARRAY_SIZE(quad8_noise_error_states),
354 .get = quad8_get_noise_error
355};
356
357static const char *const quad8_count_direction_states[] = {
358 "down",
359 "up"
360};
361
362static int quad8_get_count_direction(struct iio_dev *indio_dev,
363 const struct iio_chan_spec *chan)
364{
365 struct quad8_iio *const priv = iio_priv(indio_dev);
366 const int base_offset = priv->base + 2 * chan->channel + 1;
367
368 return !!(inb(base_offset) & QUAD8_FLAG_UD);
369}
370
371static const struct iio_enum quad8_count_direction_enum = {
372 .items = quad8_count_direction_states,
373 .num_items = ARRAY_SIZE(quad8_count_direction_states),
374 .get = quad8_get_count_direction
375};
376
377static const char *const quad8_count_modes[] = {
378 "normal",
379 "range limit",
380 "non-recycle",
381 "modulo-n"
382};
383
384static int quad8_set_count_mode(struct iio_dev *indio_dev,
385 const struct iio_chan_spec *chan, unsigned int cnt_mode)
386{
387 struct quad8_iio *const priv = iio_priv(indio_dev);
388 unsigned int mode_cfg = cnt_mode << 1;
389 const int base_offset = priv->base + 2 * chan->channel + 1;
390
391 mutex_lock(&priv->lock);
392
393 priv->count_mode[chan->channel] = cnt_mode;
394
395 /* Add quadrature mode configuration */
396 if (priv->quadrature_mode[chan->channel])
397 mode_cfg |= (priv->quadrature_scale[chan->channel] + 1) << 3;
398
399 /* Load mode configuration to Counter Mode Register */
400 outb(QUAD8_CTR_CMR | mode_cfg, base_offset);
401
402 mutex_unlock(&priv->lock);
403
404 return 0;
405}
406
407static int quad8_get_count_mode(struct iio_dev *indio_dev,
408 const struct iio_chan_spec *chan)
409{
410 const struct quad8_iio *const priv = iio_priv(indio_dev);
411
412 return priv->count_mode[chan->channel];
413}
414
415static const struct iio_enum quad8_count_mode_enum = {
416 .items = quad8_count_modes,
417 .num_items = ARRAY_SIZE(quad8_count_modes),
418 .set = quad8_set_count_mode,
419 .get = quad8_get_count_mode
420};
421
422static const char *const quad8_synchronous_modes[] = {
423 "non-synchronous",
424 "synchronous"
425};
426
427static int quad8_set_synchronous_mode(struct iio_dev *indio_dev,
428 const struct iio_chan_spec *chan, unsigned int synchronous_mode)
429{
430 struct quad8_iio *const priv = iio_priv(indio_dev);
431 const int base_offset = priv->base + 2 * chan->channel + 1;
432 unsigned int idr_cfg = synchronous_mode;
433
434 mutex_lock(&priv->lock);
435
436 idr_cfg |= priv->index_polarity[chan->channel] << 1;
437
438 /* Index function must be non-synchronous in non-quadrature mode */
439 if (synchronous_mode && !priv->quadrature_mode[chan->channel]) {
440 mutex_unlock(&priv->lock);
441 return -EINVAL;
442 }
443
444 priv->synchronous_mode[chan->channel] = synchronous_mode;
445
446 /* Load Index Control configuration to Index Control Register */
447 outb(QUAD8_CTR_IDR | idr_cfg, base_offset);
448
449 mutex_unlock(&priv->lock);
450
451 return 0;
452}
453
454static int quad8_get_synchronous_mode(struct iio_dev *indio_dev,
455 const struct iio_chan_spec *chan)
456{
457 const struct quad8_iio *const priv = iio_priv(indio_dev);
458
459 return priv->synchronous_mode[chan->channel];
460}
461
462static const struct iio_enum quad8_synchronous_mode_enum = {
463 .items = quad8_synchronous_modes,
464 .num_items = ARRAY_SIZE(quad8_synchronous_modes),
465 .set = quad8_set_synchronous_mode,
466 .get = quad8_get_synchronous_mode
467};
468
469static const char *const quad8_quadrature_modes[] = {
470 "non-quadrature",
471 "quadrature"
472};
473
474static int quad8_set_quadrature_mode(struct iio_dev *indio_dev,
475 const struct iio_chan_spec *chan, unsigned int quadrature_mode)
476{
477 struct quad8_iio *const priv = iio_priv(indio_dev);
478 const int base_offset = priv->base + 2 * chan->channel + 1;
479 unsigned int mode_cfg;
480
481 mutex_lock(&priv->lock);
482
483 mode_cfg = priv->count_mode[chan->channel] << 1;
484
485 if (quadrature_mode)
486 mode_cfg |= (priv->quadrature_scale[chan->channel] + 1) << 3;
487 else {
488 /* Quadrature scaling only available in quadrature mode */
489 priv->quadrature_scale[chan->channel] = 0;
490
491 /* Synchronous function not supported in non-quadrature mode */
492 if (priv->synchronous_mode[chan->channel])
493 quad8_set_synchronous_mode(indio_dev, chan, 0);
494 }
495
496 priv->quadrature_mode[chan->channel] = quadrature_mode;
497
498 /* Load mode configuration to Counter Mode Register */
499 outb(QUAD8_CTR_CMR | mode_cfg, base_offset);
500
501 mutex_unlock(&priv->lock);
502
503 return 0;
504}
505
506static int quad8_get_quadrature_mode(struct iio_dev *indio_dev,
507 const struct iio_chan_spec *chan)
508{
509 const struct quad8_iio *const priv = iio_priv(indio_dev);
510
511 return priv->quadrature_mode[chan->channel];
512}
513
514static const struct iio_enum quad8_quadrature_mode_enum = {
515 .items = quad8_quadrature_modes,
516 .num_items = ARRAY_SIZE(quad8_quadrature_modes),
517 .set = quad8_set_quadrature_mode,
518 .get = quad8_get_quadrature_mode
519};
520
521static const char *const quad8_index_polarity_modes[] = {
522 "negative",
523 "positive"
524};
525
526static int quad8_set_index_polarity(struct iio_dev *indio_dev,
527 const struct iio_chan_spec *chan, unsigned int index_polarity)
528{
529 struct quad8_iio *const priv = iio_priv(indio_dev);
530 const int base_offset = priv->base + 2 * chan->channel + 1;
531 unsigned int idr_cfg = index_polarity << 1;
532
533 mutex_lock(&priv->lock);
534
535 idr_cfg |= priv->synchronous_mode[chan->channel];
536
537 priv->index_polarity[chan->channel] = index_polarity;
538
539 /* Load Index Control configuration to Index Control Register */
540 outb(QUAD8_CTR_IDR | idr_cfg, base_offset);
541
542 mutex_unlock(&priv->lock);
543
544 return 0;
545}
546
547static int quad8_get_index_polarity(struct iio_dev *indio_dev,
548 const struct iio_chan_spec *chan)
549{
550 const struct quad8_iio *const priv = iio_priv(indio_dev);
551
552 return priv->index_polarity[chan->channel];
553}
554
555static const struct iio_enum quad8_index_polarity_enum = {
556 .items = quad8_index_polarity_modes,
557 .num_items = ARRAY_SIZE(quad8_index_polarity_modes),
558 .set = quad8_set_index_polarity,
559 .get = quad8_get_index_polarity
560};
561
562static const struct iio_chan_spec_ext_info quad8_count_ext_info[] = {
563 {
564 .name = "preset",
565 .shared = IIO_SEPARATE,
566 .read = quad8_read_preset,
567 .write = quad8_write_preset
568 },
569 {
570 .name = "set_to_preset_on_index",
571 .shared = IIO_SEPARATE,
572 .read = quad8_read_set_to_preset_on_index,
573 .write = quad8_write_set_to_preset_on_index
574 },
575 IIO_ENUM("noise_error", IIO_SEPARATE, &quad8_noise_error_enum),
576 IIO_ENUM_AVAILABLE("noise_error", &quad8_noise_error_enum),
577 IIO_ENUM("count_direction", IIO_SEPARATE, &quad8_count_direction_enum),
578 IIO_ENUM_AVAILABLE("count_direction", &quad8_count_direction_enum),
579 IIO_ENUM("count_mode", IIO_SEPARATE, &quad8_count_mode_enum),
580 IIO_ENUM_AVAILABLE("count_mode", &quad8_count_mode_enum),
581 IIO_ENUM("quadrature_mode", IIO_SEPARATE, &quad8_quadrature_mode_enum),
582 IIO_ENUM_AVAILABLE("quadrature_mode", &quad8_quadrature_mode_enum),
583 {}
584};
585
586static const struct iio_chan_spec_ext_info quad8_index_ext_info[] = {
587 IIO_ENUM("synchronous_mode", IIO_SEPARATE,
588 &quad8_synchronous_mode_enum),
589 IIO_ENUM_AVAILABLE("synchronous_mode", &quad8_synchronous_mode_enum),
590 IIO_ENUM("index_polarity", IIO_SEPARATE, &quad8_index_polarity_enum),
591 IIO_ENUM_AVAILABLE("index_polarity", &quad8_index_polarity_enum),
592 {}
593};
594
595#define QUAD8_COUNT_CHAN(_chan) { \
596 .type = IIO_COUNT, \
597 .channel = (_chan), \
598 .info_mask_separate = BIT(IIO_CHAN_INFO_RAW) | \
599 BIT(IIO_CHAN_INFO_ENABLE) | BIT(IIO_CHAN_INFO_SCALE), \
600 .ext_info = quad8_count_ext_info, \
601 .indexed = 1 \
602}
603
604#define QUAD8_INDEX_CHAN(_chan) { \
605 .type = IIO_INDEX, \
606 .channel = (_chan), \
607 .info_mask_separate = BIT(IIO_CHAN_INFO_RAW), \
608 .ext_info = quad8_index_ext_info, \
609 .indexed = 1 \
610}
611
612static const struct iio_chan_spec quad8_channels[] = {
613 QUAD8_COUNT_CHAN(0), QUAD8_INDEX_CHAN(0),
614 QUAD8_COUNT_CHAN(1), QUAD8_INDEX_CHAN(1),
615 QUAD8_COUNT_CHAN(2), QUAD8_INDEX_CHAN(2),
616 QUAD8_COUNT_CHAN(3), QUAD8_INDEX_CHAN(3),
617 QUAD8_COUNT_CHAN(4), QUAD8_INDEX_CHAN(4),
618 QUAD8_COUNT_CHAN(5), QUAD8_INDEX_CHAN(5),
619 QUAD8_COUNT_CHAN(6), QUAD8_INDEX_CHAN(6),
620 QUAD8_COUNT_CHAN(7), QUAD8_INDEX_CHAN(7)
621};
622
623static int quad8_signal_read(struct counter_device *counter,
624 struct counter_signal *signal, enum counter_signal_value *val)
625{
626 const struct quad8_iio *const priv = counter->priv;
627 unsigned int state;
628
629 /* Only Index signal levels can be read */
630 if (signal->id < 16)
631 return -EINVAL;
632
633 state = inb(priv->base + QUAD8_REG_INDEX_INPUT_LEVELS)
634 & BIT(signal->id - 16);
635
636 *val = (state) ? COUNTER_SIGNAL_HIGH : COUNTER_SIGNAL_LOW;
637
638 return 0;
639}
640
641static int quad8_count_read(struct counter_device *counter,
642 struct counter_count *count, unsigned long *val)
643{
644 struct quad8_iio *const priv = counter->priv;
645 const int base_offset = priv->base + 2 * count->id;
646 unsigned int flags;
647 unsigned int borrow;
648 unsigned int carry;
649 int i;
650
651 flags = inb(base_offset + 1);
652 borrow = flags & QUAD8_FLAG_BT;
653 carry = !!(flags & QUAD8_FLAG_CT);
654
655 /* Borrow XOR Carry effectively doubles count range */
656 *val = (unsigned long)(borrow ^ carry) << 24;
657
658 mutex_lock(&priv->lock);
659
660 /* Reset Byte Pointer; transfer Counter to Output Latch */
661 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_BP | QUAD8_RLD_CNTR_OUT,
662 base_offset + 1);
663
664 for (i = 0; i < 3; i++)
665 *val |= (unsigned long)inb(base_offset) << (8 * i);
666
667 mutex_unlock(&priv->lock);
668
669 return 0;
670}
671
672static int quad8_count_write(struct counter_device *counter,
673 struct counter_count *count, unsigned long val)
674{
675 struct quad8_iio *const priv = counter->priv;
676 const int base_offset = priv->base + 2 * count->id;
677 int i;
678
679 /* Only 24-bit values are supported */
680 if (val > 0xFFFFFF)
681 return -EINVAL;
682
683 mutex_lock(&priv->lock);
684
685 /* Reset Byte Pointer */
686 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_BP, base_offset + 1);
687
688 /* Counter can only be set via Preset Register */
689 for (i = 0; i < 3; i++)
690 outb(val >> (8 * i), base_offset);
691
692 /* Transfer Preset Register to Counter */
693 outb(QUAD8_CTR_RLD | QUAD8_RLD_PRESET_CNTR, base_offset + 1);
694
695 /* Reset Byte Pointer */
696 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_BP, base_offset + 1);
697
698 /* Set Preset Register back to original value */
699 val = priv->preset[count->id];
700 for (i = 0; i < 3; i++)
701 outb(val >> (8 * i), base_offset);
702
703 /* Reset Borrow, Carry, Compare, and Sign flags */
704 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_FLAGS, base_offset + 1);
705 /* Reset Error flag */
706 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_E, base_offset + 1);
707
708 mutex_unlock(&priv->lock);
709
710 return 0;
711}
712
713enum quad8_count_function {
714 QUAD8_COUNT_FUNCTION_PULSE_DIRECTION = 0,
715 QUAD8_COUNT_FUNCTION_QUADRATURE_X1,
716 QUAD8_COUNT_FUNCTION_QUADRATURE_X2,
717 QUAD8_COUNT_FUNCTION_QUADRATURE_X4
718};
719
720static enum counter_count_function quad8_count_functions_list[] = {
721 [QUAD8_COUNT_FUNCTION_PULSE_DIRECTION] = COUNTER_COUNT_FUNCTION_PULSE_DIRECTION,
722 [QUAD8_COUNT_FUNCTION_QUADRATURE_X1] = COUNTER_COUNT_FUNCTION_QUADRATURE_X1_A,
723 [QUAD8_COUNT_FUNCTION_QUADRATURE_X2] = COUNTER_COUNT_FUNCTION_QUADRATURE_X2_A,
724 [QUAD8_COUNT_FUNCTION_QUADRATURE_X4] = COUNTER_COUNT_FUNCTION_QUADRATURE_X4
725};
726
727static int quad8_function_get(struct counter_device *counter,
728 struct counter_count *count, size_t *function)
729{
730 struct quad8_iio *const priv = counter->priv;
731 const int id = count->id;
732
733 mutex_lock(&priv->lock);
734
735 if (priv->quadrature_mode[id])
736 switch (priv->quadrature_scale[id]) {
737 case 0:
738 *function = QUAD8_COUNT_FUNCTION_QUADRATURE_X1;
739 break;
740 case 1:
741 *function = QUAD8_COUNT_FUNCTION_QUADRATURE_X2;
742 break;
743 case 2:
744 *function = QUAD8_COUNT_FUNCTION_QUADRATURE_X4;
745 break;
746 }
747 else
748 *function = QUAD8_COUNT_FUNCTION_PULSE_DIRECTION;
749
750 mutex_unlock(&priv->lock);
751
752 return 0;
753}
754
755static int quad8_function_set(struct counter_device *counter,
756 struct counter_count *count, size_t function)
757{
758 struct quad8_iio *const priv = counter->priv;
759 const int id = count->id;
760 unsigned int *const quadrature_mode = priv->quadrature_mode + id;
761 unsigned int *const scale = priv->quadrature_scale + id;
762 unsigned int *const synchronous_mode = priv->synchronous_mode + id;
763 const int base_offset = priv->base + 2 * id + 1;
764 unsigned int mode_cfg;
765 unsigned int idr_cfg;
766
767 mutex_lock(&priv->lock);
768
769 mode_cfg = priv->count_mode[id] << 1;
770 idr_cfg = priv->index_polarity[id] << 1;
771
772 if (function == QUAD8_COUNT_FUNCTION_PULSE_DIRECTION) {
773 *quadrature_mode = 0;
774
775 /* Quadrature scaling only available in quadrature mode */
776 *scale = 0;
777
778 /* Synchronous function not supported in non-quadrature mode */
779 if (*synchronous_mode) {
780 *synchronous_mode = 0;
781 /* Disable synchronous function mode */
782 outb(QUAD8_CTR_IDR | idr_cfg, base_offset);
783 }
784 } else {
785 *quadrature_mode = 1;
786
787 switch (function) {
788 case QUAD8_COUNT_FUNCTION_QUADRATURE_X1:
789 *scale = 0;
790 mode_cfg |= QUAD8_CMR_QUADRATURE_X1;
791 break;
792 case QUAD8_COUNT_FUNCTION_QUADRATURE_X2:
793 *scale = 1;
794 mode_cfg |= QUAD8_CMR_QUADRATURE_X2;
795 break;
796 case QUAD8_COUNT_FUNCTION_QUADRATURE_X4:
797 *scale = 2;
798 mode_cfg |= QUAD8_CMR_QUADRATURE_X4;
799 break;
800 }
801 }
802
803 /* Load mode configuration to Counter Mode Register */
804 outb(QUAD8_CTR_CMR | mode_cfg, base_offset);
805
806 mutex_unlock(&priv->lock);
807
808 return 0;
809}
810
811static void quad8_direction_get(struct counter_device *counter,
812 struct counter_count *count, enum counter_count_direction *direction)
813{
814 const struct quad8_iio *const priv = counter->priv;
815 unsigned int ud_flag;
816 const unsigned int flag_addr = priv->base + 2 * count->id + 1;
817
818 /* U/D flag: nonzero = up, zero = down */
819 ud_flag = inb(flag_addr) & QUAD8_FLAG_UD;
820
821 *direction = (ud_flag) ? COUNTER_COUNT_DIRECTION_FORWARD :
822 COUNTER_COUNT_DIRECTION_BACKWARD;
823}
824
825enum quad8_synapse_action {
826 QUAD8_SYNAPSE_ACTION_NONE = 0,
827 QUAD8_SYNAPSE_ACTION_RISING_EDGE,
828 QUAD8_SYNAPSE_ACTION_FALLING_EDGE,
829 QUAD8_SYNAPSE_ACTION_BOTH_EDGES
830};
831
832static enum counter_synapse_action quad8_index_actions_list[] = {
833 [QUAD8_SYNAPSE_ACTION_NONE] = COUNTER_SYNAPSE_ACTION_NONE,
834 [QUAD8_SYNAPSE_ACTION_RISING_EDGE] = COUNTER_SYNAPSE_ACTION_RISING_EDGE
835};
836
837static enum counter_synapse_action quad8_synapse_actions_list[] = {
838 [QUAD8_SYNAPSE_ACTION_NONE] = COUNTER_SYNAPSE_ACTION_NONE,
839 [QUAD8_SYNAPSE_ACTION_RISING_EDGE] = COUNTER_SYNAPSE_ACTION_RISING_EDGE,
840 [QUAD8_SYNAPSE_ACTION_FALLING_EDGE] = COUNTER_SYNAPSE_ACTION_FALLING_EDGE,
841 [QUAD8_SYNAPSE_ACTION_BOTH_EDGES] = COUNTER_SYNAPSE_ACTION_BOTH_EDGES
842};
843
844static int quad8_action_get(struct counter_device *counter,
845 struct counter_count *count, struct counter_synapse *synapse,
846 size_t *action)
847{
848 struct quad8_iio *const priv = counter->priv;
849 int err;
850 size_t function = 0;
851 const size_t signal_a_id = count->synapses[0].signal->id;
852 enum counter_count_direction direction;
853
854 /* Handle Index signals */
855 if (synapse->signal->id >= 16) {
856 if (priv->preset_enable[count->id])
857 *action = QUAD8_SYNAPSE_ACTION_RISING_EDGE;
858 else
859 *action = QUAD8_SYNAPSE_ACTION_NONE;
860
861 return 0;
862 }
863
864 err = quad8_function_get(counter, count, &function);
865 if (err)
866 return err;
867
868 /* Default action mode */
869 *action = QUAD8_SYNAPSE_ACTION_NONE;
870
871 /* Determine action mode based on current count function mode */
872 switch (function) {
873 case QUAD8_COUNT_FUNCTION_PULSE_DIRECTION:
874 if (synapse->signal->id == signal_a_id)
875 *action = QUAD8_SYNAPSE_ACTION_RISING_EDGE;
876 break;
877 case QUAD8_COUNT_FUNCTION_QUADRATURE_X1:
878 if (synapse->signal->id == signal_a_id) {
879 quad8_direction_get(counter, count, &direction);
880
881 if (direction == COUNTER_COUNT_DIRECTION_FORWARD)
882 *action = QUAD8_SYNAPSE_ACTION_RISING_EDGE;
883 else
884 *action = QUAD8_SYNAPSE_ACTION_FALLING_EDGE;
885 }
886 break;
887 case QUAD8_COUNT_FUNCTION_QUADRATURE_X2:
888 if (synapse->signal->id == signal_a_id)
889 *action = QUAD8_SYNAPSE_ACTION_BOTH_EDGES;
890 break;
891 case QUAD8_COUNT_FUNCTION_QUADRATURE_X4:
892 *action = QUAD8_SYNAPSE_ACTION_BOTH_EDGES;
893 break;
894 }
895
896 return 0;
897}
898
899static const struct counter_ops quad8_ops = {
900 .signal_read = quad8_signal_read,
901 .count_read = quad8_count_read,
902 .count_write = quad8_count_write,
903 .function_get = quad8_function_get,
904 .function_set = quad8_function_set,
905 .action_get = quad8_action_get
906};
907
908static int quad8_index_polarity_get(struct counter_device *counter,
909 struct counter_signal *signal, size_t *index_polarity)
910{
911 const struct quad8_iio *const priv = counter->priv;
912 const size_t channel_id = signal->id - 16;
913
914 *index_polarity = priv->index_polarity[channel_id];
915
916 return 0;
917}
918
919static int quad8_index_polarity_set(struct counter_device *counter,
920 struct counter_signal *signal, size_t index_polarity)
921{
922 struct quad8_iio *const priv = counter->priv;
923 const size_t channel_id = signal->id - 16;
924 const int base_offset = priv->base + 2 * channel_id + 1;
925 unsigned int idr_cfg = index_polarity << 1;
926
927 mutex_lock(&priv->lock);
928
929 idr_cfg |= priv->synchronous_mode[channel_id];
930
931 priv->index_polarity[channel_id] = index_polarity;
932
933 /* Load Index Control configuration to Index Control Register */
934 outb(QUAD8_CTR_IDR | idr_cfg, base_offset);
935
936 mutex_unlock(&priv->lock);
937
938 return 0;
939}
940
941static struct counter_signal_enum_ext quad8_index_pol_enum = {
942 .items = quad8_index_polarity_modes,
943 .num_items = ARRAY_SIZE(quad8_index_polarity_modes),
944 .get = quad8_index_polarity_get,
945 .set = quad8_index_polarity_set
946};
947
948static int quad8_synchronous_mode_get(struct counter_device *counter,
949 struct counter_signal *signal, size_t *synchronous_mode)
950{
951 const struct quad8_iio *const priv = counter->priv;
952 const size_t channel_id = signal->id - 16;
953
954 *synchronous_mode = priv->synchronous_mode[channel_id];
955
956 return 0;
957}
958
959static int quad8_synchronous_mode_set(struct counter_device *counter,
960 struct counter_signal *signal, size_t synchronous_mode)
961{
962 struct quad8_iio *const priv = counter->priv;
963 const size_t channel_id = signal->id - 16;
964 const int base_offset = priv->base + 2 * channel_id + 1;
965 unsigned int idr_cfg = synchronous_mode;
966
967 mutex_lock(&priv->lock);
968
969 idr_cfg |= priv->index_polarity[channel_id] << 1;
970
971 /* Index function must be non-synchronous in non-quadrature mode */
972 if (synchronous_mode && !priv->quadrature_mode[channel_id]) {
973 mutex_unlock(&priv->lock);
974 return -EINVAL;
975 }
976
977 priv->synchronous_mode[channel_id] = synchronous_mode;
978
979 /* Load Index Control configuration to Index Control Register */
980 outb(QUAD8_CTR_IDR | idr_cfg, base_offset);
981
982 mutex_unlock(&priv->lock);
983
984 return 0;
985}
986
987static struct counter_signal_enum_ext quad8_syn_mode_enum = {
988 .items = quad8_synchronous_modes,
989 .num_items = ARRAY_SIZE(quad8_synchronous_modes),
990 .get = quad8_synchronous_mode_get,
991 .set = quad8_synchronous_mode_set
992};
993
994static ssize_t quad8_count_floor_read(struct counter_device *counter,
995 struct counter_count *count, void *private, char *buf)
996{
997 /* Only a floor of 0 is supported */
998 return sprintf(buf, "0\n");
999}
1000
1001static int quad8_count_mode_get(struct counter_device *counter,
1002 struct counter_count *count, size_t *cnt_mode)
1003{
1004 const struct quad8_iio *const priv = counter->priv;
1005
1006 /* Map 104-QUAD-8 count mode to Generic Counter count mode */
1007 switch (priv->count_mode[count->id]) {
1008 case 0:
1009 *cnt_mode = COUNTER_COUNT_MODE_NORMAL;
1010 break;
1011 case 1:
1012 *cnt_mode = COUNTER_COUNT_MODE_RANGE_LIMIT;
1013 break;
1014 case 2:
1015 *cnt_mode = COUNTER_COUNT_MODE_NON_RECYCLE;
1016 break;
1017 case 3:
1018 *cnt_mode = COUNTER_COUNT_MODE_MODULO_N;
1019 break;
1020 }
1021
1022 return 0;
1023}
1024
1025static int quad8_count_mode_set(struct counter_device *counter,
1026 struct counter_count *count, size_t cnt_mode)
1027{
1028 struct quad8_iio *const priv = counter->priv;
1029 unsigned int mode_cfg;
1030 const int base_offset = priv->base + 2 * count->id + 1;
1031
1032 /* Map Generic Counter count mode to 104-QUAD-8 count mode */
1033 switch (cnt_mode) {
1034 case COUNTER_COUNT_MODE_NORMAL:
1035 cnt_mode = 0;
1036 break;
1037 case COUNTER_COUNT_MODE_RANGE_LIMIT:
1038 cnt_mode = 1;
1039 break;
1040 case COUNTER_COUNT_MODE_NON_RECYCLE:
1041 cnt_mode = 2;
1042 break;
1043 case COUNTER_COUNT_MODE_MODULO_N:
1044 cnt_mode = 3;
1045 break;
1046 }
1047
1048 mutex_lock(&priv->lock);
1049
1050 priv->count_mode[count->id] = cnt_mode;
1051
1052 /* Set count mode configuration value */
1053 mode_cfg = cnt_mode << 1;
1054
1055 /* Add quadrature mode configuration */
1056 if (priv->quadrature_mode[count->id])
1057 mode_cfg |= (priv->quadrature_scale[count->id] + 1) << 3;
1058
1059 /* Load mode configuration to Counter Mode Register */
1060 outb(QUAD8_CTR_CMR | mode_cfg, base_offset);
1061
1062 mutex_unlock(&priv->lock);
1063
1064 return 0;
1065}
1066
1067static struct counter_count_enum_ext quad8_cnt_mode_enum = {
1068 .items = counter_count_mode_str,
1069 .num_items = ARRAY_SIZE(counter_count_mode_str),
1070 .get = quad8_count_mode_get,
1071 .set = quad8_count_mode_set
1072};
1073
1074static ssize_t quad8_count_direction_read(struct counter_device *counter,
1075 struct counter_count *count, void *priv, char *buf)
1076{
1077 enum counter_count_direction dir;
1078
1079 quad8_direction_get(counter, count, &dir);
1080
1081 return sprintf(buf, "%s\n", counter_count_direction_str[dir]);
1082}
1083
1084static ssize_t quad8_count_enable_read(struct counter_device *counter,
1085 struct counter_count *count, void *private, char *buf)
1086{
1087 const struct quad8_iio *const priv = counter->priv;
1088
1089 return sprintf(buf, "%u\n", priv->ab_enable[count->id]);
1090}
1091
1092static ssize_t quad8_count_enable_write(struct counter_device *counter,
1093 struct counter_count *count, void *private, const char *buf, size_t len)
1094{
1095 struct quad8_iio *const priv = counter->priv;
1096 const int base_offset = priv->base + 2 * count->id;
1097 int err;
1098 bool ab_enable;
1099 unsigned int ior_cfg;
1100
1101 err = kstrtobool(buf, &ab_enable);
1102 if (err)
1103 return err;
1104
1105 mutex_lock(&priv->lock);
1106
1107 priv->ab_enable[count->id] = ab_enable;
1108
1109 ior_cfg = ab_enable | priv->preset_enable[count->id] << 1;
1110
1111 /* Load I/O control configuration */
1112 outb(QUAD8_CTR_IOR | ior_cfg, base_offset + 1);
1113
1114 mutex_unlock(&priv->lock);
1115
1116 return len;
1117}
1118
1119static int quad8_error_noise_get(struct counter_device *counter,
1120 struct counter_count *count, size_t *noise_error)
1121{
1122 const struct quad8_iio *const priv = counter->priv;
1123 const int base_offset = priv->base + 2 * count->id + 1;
1124
1125 *noise_error = !!(inb(base_offset) & QUAD8_FLAG_E);
1126
1127 return 0;
1128}
1129
1130static struct counter_count_enum_ext quad8_error_noise_enum = {
1131 .items = quad8_noise_error_states,
1132 .num_items = ARRAY_SIZE(quad8_noise_error_states),
1133 .get = quad8_error_noise_get
1134};
1135
1136static ssize_t quad8_count_preset_read(struct counter_device *counter,
1137 struct counter_count *count, void *private, char *buf)
1138{
1139 const struct quad8_iio *const priv = counter->priv;
1140
1141 return sprintf(buf, "%u\n", priv->preset[count->id]);
1142}
1143
1144static void quad8_preset_register_set(struct quad8_iio *quad8iio, int id,
1145 unsigned int preset)
1146{
1147 const unsigned int base_offset = quad8iio->base + 2 * id;
1148 int i;
1149
1150 quad8iio->preset[id] = preset;
1151
1152 /* Reset Byte Pointer */
1153 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_BP, base_offset + 1);
1154
1155 /* Set Preset Register */
1156 for (i = 0; i < 3; i++)
1157 outb(preset >> (8 * i), base_offset);
1158}
1159
1160static ssize_t quad8_count_preset_write(struct counter_device *counter,
1161 struct counter_count *count, void *private, const char *buf, size_t len)
1162{
1163 struct quad8_iio *const priv = counter->priv;
1164 unsigned int preset;
1165 int ret;
1166
1167 ret = kstrtouint(buf, 0, &preset);
1168 if (ret)
1169 return ret;
1170
1171 /* Only 24-bit values are supported */
1172 if (preset > 0xFFFFFF)
1173 return -EINVAL;
1174
1175 mutex_lock(&priv->lock);
1176
1177 quad8_preset_register_set(priv, count->id, preset);
1178
1179 mutex_unlock(&priv->lock);
1180
1181 return len;
1182}
1183
1184static ssize_t quad8_count_ceiling_read(struct counter_device *counter,
1185 struct counter_count *count, void *private, char *buf)
1186{
1187 struct quad8_iio *const priv = counter->priv;
1188
1189 mutex_lock(&priv->lock);
1190
1191 /* Range Limit and Modulo-N count modes use preset value as ceiling */
1192 switch (priv->count_mode[count->id]) {
1193 case 1:
1194 case 3:
1195 mutex_unlock(&priv->lock);
1196 return sprintf(buf, "%u\n", priv->preset[count->id]);
1197 }
1198
1199 mutex_unlock(&priv->lock);
1200
1201 /* By default 0x1FFFFFF (25 bits unsigned) is maximum count */
1202 return sprintf(buf, "33554431\n");
1203}
1204
1205static ssize_t quad8_count_ceiling_write(struct counter_device *counter,
1206 struct counter_count *count, void *private, const char *buf, size_t len)
1207{
1208 struct quad8_iio *const priv = counter->priv;
1209 unsigned int ceiling;
1210 int ret;
1211
1212 ret = kstrtouint(buf, 0, &ceiling);
1213 if (ret)
1214 return ret;
1215
1216 /* Only 24-bit values are supported */
1217 if (ceiling > 0xFFFFFF)
1218 return -EINVAL;
1219
1220 mutex_lock(&priv->lock);
1221
1222 /* Range Limit and Modulo-N count modes use preset value as ceiling */
1223 switch (priv->count_mode[count->id]) {
1224 case 1:
1225 case 3:
1226 quad8_preset_register_set(priv, count->id, ceiling);
1227 break;
1228 }
1229
1230 mutex_unlock(&priv->lock);
1231
1232 return len;
1233}
1234
1235static ssize_t quad8_count_preset_enable_read(struct counter_device *counter,
1236 struct counter_count *count, void *private, char *buf)
1237{
1238 const struct quad8_iio *const priv = counter->priv;
1239
1240 return sprintf(buf, "%u\n", !priv->preset_enable[count->id]);
1241}
1242
1243static ssize_t quad8_count_preset_enable_write(struct counter_device *counter,
1244 struct counter_count *count, void *private, const char *buf, size_t len)
1245{
1246 struct quad8_iio *const priv = counter->priv;
1247 const int base_offset = priv->base + 2 * count->id + 1;
1248 bool preset_enable;
1249 int ret;
1250 unsigned int ior_cfg;
1251
1252 ret = kstrtobool(buf, &preset_enable);
1253 if (ret)
1254 return ret;
1255
1256 /* Preset enable is active low in Input/Output Control register */
1257 preset_enable = !preset_enable;
1258
1259 mutex_lock(&priv->lock);
1260
1261 priv->preset_enable[count->id] = preset_enable;
1262
1263 ior_cfg = priv->ab_enable[count->id] | (unsigned int)preset_enable << 1;
1264
1265 /* Load I/O control configuration to Input / Output Control Register */
1266 outb(QUAD8_CTR_IOR | ior_cfg, base_offset);
1267
1268 mutex_unlock(&priv->lock);
1269
1270 return len;
1271}
1272
1273static ssize_t quad8_signal_cable_fault_read(struct counter_device *counter,
1274 struct counter_signal *signal,
1275 void *private, char *buf)
1276{
1277 struct quad8_iio *const priv = counter->priv;
1278 const size_t channel_id = signal->id / 2;
1279 bool disabled;
1280 unsigned int status;
1281 unsigned int fault;
1282
1283 mutex_lock(&priv->lock);
1284
1285 disabled = !(priv->cable_fault_enable & BIT(channel_id));
1286
1287 if (disabled) {
1288 mutex_unlock(&priv->lock);
1289 return -EINVAL;
1290 }
1291
1292 /* Logic 0 = cable fault */
1293 status = inb(priv->base + QUAD8_DIFF_ENCODER_CABLE_STATUS);
1294
1295 mutex_unlock(&priv->lock);
1296
1297 /* Mask respective channel and invert logic */
1298 fault = !(status & BIT(channel_id));
1299
1300 return sprintf(buf, "%u\n", fault);
1301}
1302
1303static ssize_t quad8_signal_cable_fault_enable_read(
1304 struct counter_device *counter, struct counter_signal *signal,
1305 void *private, char *buf)
1306{
1307 const struct quad8_iio *const priv = counter->priv;
1308 const size_t channel_id = signal->id / 2;
1309 const unsigned int enb = !!(priv->cable_fault_enable & BIT(channel_id));
1310
1311 return sprintf(buf, "%u\n", enb);
1312}
1313
1314static ssize_t quad8_signal_cable_fault_enable_write(
1315 struct counter_device *counter, struct counter_signal *signal,
1316 void *private, const char *buf, size_t len)
1317{
1318 struct quad8_iio *const priv = counter->priv;
1319 const size_t channel_id = signal->id / 2;
1320 bool enable;
1321 int ret;
1322 unsigned int cable_fault_enable;
1323
1324 ret = kstrtobool(buf, &enable);
1325 if (ret)
1326 return ret;
1327
1328 mutex_lock(&priv->lock);
1329
1330 if (enable)
1331 priv->cable_fault_enable |= BIT(channel_id);
1332 else
1333 priv->cable_fault_enable &= ~BIT(channel_id);
1334
1335 /* Enable is active low in Differential Encoder Cable Status register */
1336 cable_fault_enable = ~priv->cable_fault_enable;
1337
1338 outb(cable_fault_enable, priv->base + QUAD8_DIFF_ENCODER_CABLE_STATUS);
1339
1340 mutex_unlock(&priv->lock);
1341
1342 return len;
1343}
1344
1345static ssize_t quad8_signal_fck_prescaler_read(struct counter_device *counter,
1346 struct counter_signal *signal, void *private, char *buf)
1347{
1348 const struct quad8_iio *const priv = counter->priv;
1349 const size_t channel_id = signal->id / 2;
1350
1351 return sprintf(buf, "%u\n", priv->fck_prescaler[channel_id]);
1352}
1353
1354static ssize_t quad8_signal_fck_prescaler_write(struct counter_device *counter,
1355 struct counter_signal *signal, void *private, const char *buf,
1356 size_t len)
1357{
1358 struct quad8_iio *const priv = counter->priv;
1359 const size_t channel_id = signal->id / 2;
1360 const int base_offset = priv->base + 2 * channel_id;
1361 u8 prescaler;
1362 int ret;
1363
1364 ret = kstrtou8(buf, 0, &prescaler);
1365 if (ret)
1366 return ret;
1367
1368 mutex_lock(&priv->lock);
1369
1370 priv->fck_prescaler[channel_id] = prescaler;
1371
1372 /* Reset Byte Pointer */
1373 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_BP, base_offset + 1);
1374
1375 /* Set filter clock factor */
1376 outb(prescaler, base_offset);
1377 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_BP | QUAD8_RLD_PRESET_PSC,
1378 base_offset + 1);
1379
1380 mutex_unlock(&priv->lock);
1381
1382 return len;
1383}
1384
1385static const struct counter_signal_ext quad8_signal_ext[] = {
1386 {
1387 .name = "cable_fault",
1388 .read = quad8_signal_cable_fault_read
1389 },
1390 {
1391 .name = "cable_fault_enable",
1392 .read = quad8_signal_cable_fault_enable_read,
1393 .write = quad8_signal_cable_fault_enable_write
1394 },
1395 {
1396 .name = "filter_clock_prescaler",
1397 .read = quad8_signal_fck_prescaler_read,
1398 .write = quad8_signal_fck_prescaler_write
1399 }
1400};
1401
1402static const struct counter_signal_ext quad8_index_ext[] = {
1403 COUNTER_SIGNAL_ENUM("index_polarity", &quad8_index_pol_enum),
1404 COUNTER_SIGNAL_ENUM_AVAILABLE("index_polarity", &quad8_index_pol_enum),
1405 COUNTER_SIGNAL_ENUM("synchronous_mode", &quad8_syn_mode_enum),
1406 COUNTER_SIGNAL_ENUM_AVAILABLE("synchronous_mode", &quad8_syn_mode_enum)
1407};
1408
1409#define QUAD8_QUAD_SIGNAL(_id, _name) { \
1410 .id = (_id), \
1411 .name = (_name), \
1412 .ext = quad8_signal_ext, \
1413 .num_ext = ARRAY_SIZE(quad8_signal_ext) \
1414}
1415
1416#define QUAD8_INDEX_SIGNAL(_id, _name) { \
1417 .id = (_id), \
1418 .name = (_name), \
1419 .ext = quad8_index_ext, \
1420 .num_ext = ARRAY_SIZE(quad8_index_ext) \
1421}
1422
1423static struct counter_signal quad8_signals[] = {
1424 QUAD8_QUAD_SIGNAL(0, "Channel 1 Quadrature A"),
1425 QUAD8_QUAD_SIGNAL(1, "Channel 1 Quadrature B"),
1426 QUAD8_QUAD_SIGNAL(2, "Channel 2 Quadrature A"),
1427 QUAD8_QUAD_SIGNAL(3, "Channel 2 Quadrature B"),
1428 QUAD8_QUAD_SIGNAL(4, "Channel 3 Quadrature A"),
1429 QUAD8_QUAD_SIGNAL(5, "Channel 3 Quadrature B"),
1430 QUAD8_QUAD_SIGNAL(6, "Channel 4 Quadrature A"),
1431 QUAD8_QUAD_SIGNAL(7, "Channel 4 Quadrature B"),
1432 QUAD8_QUAD_SIGNAL(8, "Channel 5 Quadrature A"),
1433 QUAD8_QUAD_SIGNAL(9, "Channel 5 Quadrature B"),
1434 QUAD8_QUAD_SIGNAL(10, "Channel 6 Quadrature A"),
1435 QUAD8_QUAD_SIGNAL(11, "Channel 6 Quadrature B"),
1436 QUAD8_QUAD_SIGNAL(12, "Channel 7 Quadrature A"),
1437 QUAD8_QUAD_SIGNAL(13, "Channel 7 Quadrature B"),
1438 QUAD8_QUAD_SIGNAL(14, "Channel 8 Quadrature A"),
1439 QUAD8_QUAD_SIGNAL(15, "Channel 8 Quadrature B"),
1440 QUAD8_INDEX_SIGNAL(16, "Channel 1 Index"),
1441 QUAD8_INDEX_SIGNAL(17, "Channel 2 Index"),
1442 QUAD8_INDEX_SIGNAL(18, "Channel 3 Index"),
1443 QUAD8_INDEX_SIGNAL(19, "Channel 4 Index"),
1444 QUAD8_INDEX_SIGNAL(20, "Channel 5 Index"),
1445 QUAD8_INDEX_SIGNAL(21, "Channel 6 Index"),
1446 QUAD8_INDEX_SIGNAL(22, "Channel 7 Index"),
1447 QUAD8_INDEX_SIGNAL(23, "Channel 8 Index")
1448};
1449
1450#define QUAD8_COUNT_SYNAPSES(_id) { \
1451 { \
1452 .actions_list = quad8_synapse_actions_list, \
1453 .num_actions = ARRAY_SIZE(quad8_synapse_actions_list), \
1454 .signal = quad8_signals + 2 * (_id) \
1455 }, \
1456 { \
1457 .actions_list = quad8_synapse_actions_list, \
1458 .num_actions = ARRAY_SIZE(quad8_synapse_actions_list), \
1459 .signal = quad8_signals + 2 * (_id) + 1 \
1460 }, \
1461 { \
1462 .actions_list = quad8_index_actions_list, \
1463 .num_actions = ARRAY_SIZE(quad8_index_actions_list), \
1464 .signal = quad8_signals + 2 * (_id) + 16 \
1465 } \
1466}
1467
1468static struct counter_synapse quad8_count_synapses[][3] = {
1469 QUAD8_COUNT_SYNAPSES(0), QUAD8_COUNT_SYNAPSES(1),
1470 QUAD8_COUNT_SYNAPSES(2), QUAD8_COUNT_SYNAPSES(3),
1471 QUAD8_COUNT_SYNAPSES(4), QUAD8_COUNT_SYNAPSES(5),
1472 QUAD8_COUNT_SYNAPSES(6), QUAD8_COUNT_SYNAPSES(7)
1473};
1474
1475static const struct counter_count_ext quad8_count_ext[] = {
1476 {
1477 .name = "ceiling",
1478 .read = quad8_count_ceiling_read,
1479 .write = quad8_count_ceiling_write
1480 },
1481 {
1482 .name = "floor",
1483 .read = quad8_count_floor_read
1484 },
1485 COUNTER_COUNT_ENUM("count_mode", &quad8_cnt_mode_enum),
1486 COUNTER_COUNT_ENUM_AVAILABLE("count_mode", &quad8_cnt_mode_enum),
1487 {
1488 .name = "direction",
1489 .read = quad8_count_direction_read
1490 },
1491 {
1492 .name = "enable",
1493 .read = quad8_count_enable_read,
1494 .write = quad8_count_enable_write
1495 },
1496 COUNTER_COUNT_ENUM("error_noise", &quad8_error_noise_enum),
1497 COUNTER_COUNT_ENUM_AVAILABLE("error_noise", &quad8_error_noise_enum),
1498 {
1499 .name = "preset",
1500 .read = quad8_count_preset_read,
1501 .write = quad8_count_preset_write
1502 },
1503 {
1504 .name = "preset_enable",
1505 .read = quad8_count_preset_enable_read,
1506 .write = quad8_count_preset_enable_write
1507 }
1508};
1509
1510#define QUAD8_COUNT(_id, _cntname) { \
1511 .id = (_id), \
1512 .name = (_cntname), \
1513 .functions_list = quad8_count_functions_list, \
1514 .num_functions = ARRAY_SIZE(quad8_count_functions_list), \
1515 .synapses = quad8_count_synapses[(_id)], \
1516 .num_synapses = 2, \
1517 .ext = quad8_count_ext, \
1518 .num_ext = ARRAY_SIZE(quad8_count_ext) \
1519}
1520
1521static struct counter_count quad8_counts[] = {
1522 QUAD8_COUNT(0, "Channel 1 Count"),
1523 QUAD8_COUNT(1, "Channel 2 Count"),
1524 QUAD8_COUNT(2, "Channel 3 Count"),
1525 QUAD8_COUNT(3, "Channel 4 Count"),
1526 QUAD8_COUNT(4, "Channel 5 Count"),
1527 QUAD8_COUNT(5, "Channel 6 Count"),
1528 QUAD8_COUNT(6, "Channel 7 Count"),
1529 QUAD8_COUNT(7, "Channel 8 Count")
1530};
1531
1532static int quad8_probe(struct device *dev, unsigned int id)
1533{
1534 struct iio_dev *indio_dev;
1535 struct quad8_iio *quad8iio;
1536 int i, j;
1537 unsigned int base_offset;
1538 int err;
1539
1540 if (!devm_request_region(dev, base[id], QUAD8_EXTENT, dev_name(dev))) {
1541 dev_err(dev, "Unable to lock port addresses (0x%X-0x%X)\n",
1542 base[id], base[id] + QUAD8_EXTENT);
1543 return -EBUSY;
1544 }
1545
1546 /* Allocate IIO device; this also allocates driver data structure */
1547 indio_dev = devm_iio_device_alloc(dev, sizeof(*quad8iio));
1548 if (!indio_dev)
1549 return -ENOMEM;
1550
1551 /* Initialize IIO device */
1552 indio_dev->info = &quad8_info;
1553 indio_dev->modes = INDIO_DIRECT_MODE;
1554 indio_dev->num_channels = ARRAY_SIZE(quad8_channels);
1555 indio_dev->channels = quad8_channels;
1556 indio_dev->name = dev_name(dev);
1557
1558 /* Initialize Counter device and driver data */
1559 quad8iio = iio_priv(indio_dev);
1560 quad8iio->counter.name = dev_name(dev);
1561 quad8iio->counter.parent = dev;
1562 quad8iio->counter.ops = &quad8_ops;
1563 quad8iio->counter.counts = quad8_counts;
1564 quad8iio->counter.num_counts = ARRAY_SIZE(quad8_counts);
1565 quad8iio->counter.signals = quad8_signals;
1566 quad8iio->counter.num_signals = ARRAY_SIZE(quad8_signals);
1567 quad8iio->counter.priv = quad8iio;
1568 quad8iio->base = base[id];
1569
1570 /* Initialize mutex */
1571 mutex_init(&quad8iio->lock);
1572
1573 /* Reset all counters and disable interrupt function */
1574 outb(QUAD8_CHAN_OP_RESET_COUNTERS, base[id] + QUAD8_REG_CHAN_OP);
1575 /* Set initial configuration for all counters */
1576 for (i = 0; i < QUAD8_NUM_COUNTERS; i++) {
1577 base_offset = base[id] + 2 * i;
1578 /* Reset Byte Pointer */
1579 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_BP, base_offset + 1);
1580 /* Reset filter clock factor */
1581 outb(0, base_offset);
1582 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_BP | QUAD8_RLD_PRESET_PSC,
1583 base_offset + 1);
1584 /* Reset Byte Pointer */
1585 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_BP, base_offset + 1);
1586 /* Reset Preset Register */
1587 for (j = 0; j < 3; j++)
1588 outb(0x00, base_offset);
1589 /* Reset Borrow, Carry, Compare, and Sign flags */
1590 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_FLAGS, base_offset + 1);
1591 /* Reset Error flag */
1592 outb(QUAD8_CTR_RLD | QUAD8_RLD_RESET_E, base_offset + 1);
1593 /* Binary encoding; Normal count; non-quadrature mode */
1594 outb(QUAD8_CTR_CMR, base_offset + 1);
1595 /* Disable A and B inputs; preset on index; FLG1 as Carry */
1596 outb(QUAD8_CTR_IOR, base_offset + 1);
1597 /* Disable index function; negative index polarity */
1598 outb(QUAD8_CTR_IDR, base_offset + 1);
1599 }
1600 /* Disable Differential Encoder Cable Status for all channels */
1601 outb(0xFF, base[id] + QUAD8_DIFF_ENCODER_CABLE_STATUS);
1602 /* Enable all counters */
1603 outb(QUAD8_CHAN_OP_ENABLE_COUNTERS, base[id] + QUAD8_REG_CHAN_OP);
1604
1605 /* Register IIO device */
1606 err = devm_iio_device_register(dev, indio_dev);
1607 if (err)
1608 return err;
1609
1610 /* Register Counter device */
1611 return devm_counter_register(dev, &quad8iio->counter);
1612}
1613
1614static struct isa_driver quad8_driver = {
1615 .probe = quad8_probe,
1616 .driver = {
1617 .name = "104-quad-8"
1618 }
1619};
1620
1621module_isa_driver(quad8_driver, num_quad8);
1622
1623MODULE_AUTHOR("William Breathitt Gray <vilhelm.gray@gmail.com>");
1624MODULE_DESCRIPTION("ACCES 104-QUAD-8 IIO driver");
1625MODULE_LICENSE("GPL v2");
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Counter driver for the ACCES 104-QUAD-8
4 * Copyright (C) 2016 William Breathitt Gray
5 *
6 * This driver supports the ACCES 104-QUAD-8 and ACCES 104-QUAD-4.
7 */
8#include <linux/bitfield.h>
9#include <linux/bits.h>
10#include <linux/counter.h>
11#include <linux/device.h>
12#include <linux/err.h>
13#include <linux/io.h>
14#include <linux/ioport.h>
15#include <linux/interrupt.h>
16#include <linux/isa.h>
17#include <linux/kernel.h>
18#include <linux/list.h>
19#include <linux/module.h>
20#include <linux/moduleparam.h>
21#include <linux/regmap.h>
22#include <linux/spinlock.h>
23#include <linux/types.h>
24
25#include <linux/unaligned.h>
26
27#define QUAD8_EXTENT 32
28
29static unsigned int base[max_num_isa_dev(QUAD8_EXTENT)];
30static unsigned int num_quad8;
31module_param_hw_array(base, uint, ioport, &num_quad8, 0);
32MODULE_PARM_DESC(base, "ACCES 104-QUAD-8 base addresses");
33
34static unsigned int irq[max_num_isa_dev(QUAD8_EXTENT)];
35static unsigned int num_irq;
36module_param_hw_array(irq, uint, irq, &num_irq, 0);
37MODULE_PARM_DESC(irq, "ACCES 104-QUAD-8 interrupt line numbers");
38
39#define QUAD8_NUM_COUNTERS 8
40
41#define QUAD8_DATA(_channel) ((_channel) * 2)
42#define QUAD8_CONTROL(_channel) (QUAD8_DATA(_channel) + 1)
43#define QUAD8_INTERRUPT_STATUS 0x10
44#define QUAD8_CHANNEL_OPERATION 0x11
45#define QUAD8_INDEX_INTERRUPT 0x12
46#define QUAD8_INDEX_INPUT_LEVELS 0x16
47#define QUAD8_CABLE_STATUS 0x17
48
49/**
50 * struct quad8 - device private data structure
51 * @lock: lock to prevent clobbering device states during R/W ops
52 * @cmr: array of Counter Mode Register states
53 * @ior: array of Input / Output Control Register states
54 * @idr: array of Index Control Register states
55 * @fck_prescaler: array of filter clock prescaler configurations
56 * @preset: array of preset values
57 * @cable_fault_enable: differential encoder cable status enable configurations
58 * @map: regmap for the device
59 */
60struct quad8 {
61 spinlock_t lock;
62 u8 cmr[QUAD8_NUM_COUNTERS];
63 u8 ior[QUAD8_NUM_COUNTERS];
64 u8 idr[QUAD8_NUM_COUNTERS];
65 unsigned int fck_prescaler[QUAD8_NUM_COUNTERS];
66 unsigned int preset[QUAD8_NUM_COUNTERS];
67 unsigned int cable_fault_enable;
68 struct regmap *map;
69};
70
71static const struct regmap_range quad8_wr_ranges[] = {
72 regmap_reg_range(0x0, 0xF), regmap_reg_range(0x11, 0x12), regmap_reg_range(0x17, 0x17),
73};
74static const struct regmap_range quad8_rd_ranges[] = {
75 regmap_reg_range(0x0, 0x12), regmap_reg_range(0x16, 0x18),
76};
77static const struct regmap_access_table quad8_wr_table = {
78 .yes_ranges = quad8_wr_ranges,
79 .n_yes_ranges = ARRAY_SIZE(quad8_wr_ranges),
80};
81static const struct regmap_access_table quad8_rd_table = {
82 .yes_ranges = quad8_rd_ranges,
83 .n_yes_ranges = ARRAY_SIZE(quad8_rd_ranges),
84};
85static const struct regmap_config quad8_regmap_config = {
86 .reg_bits = 8,
87 .reg_stride = 1,
88 .val_bits = 8,
89 .io_port = true,
90 .wr_table = &quad8_wr_table,
91 .rd_table = &quad8_rd_table,
92};
93
94/* Error flag */
95#define FLAG_E BIT(4)
96/* Up/Down flag */
97#define FLAG_UD BIT(5)
98/* Counting up */
99#define UP 0x1
100
101#define REGISTER_SELECTION GENMASK(6, 5)
102
103/* Reset and Load Signal Decoders */
104#define SELECT_RLD u8_encode_bits(0x0, REGISTER_SELECTION)
105/* Counter Mode Register */
106#define SELECT_CMR u8_encode_bits(0x1, REGISTER_SELECTION)
107/* Input / Output Control Register */
108#define SELECT_IOR u8_encode_bits(0x2, REGISTER_SELECTION)
109/* Index Control Register */
110#define SELECT_IDR u8_encode_bits(0x3, REGISTER_SELECTION)
111
112/*
113 * Reset and Load Signal Decoders
114 */
115#define RESETS GENMASK(2, 1)
116#define LOADS GENMASK(4, 3)
117/* Reset Byte Pointer (three byte data pointer) */
118#define RESET_BP BIT(0)
119/* Reset Borrow Toggle, Carry toggle, Compare toggle, Sign, and Index flags */
120#define RESET_BT_CT_CPT_S_IDX u8_encode_bits(0x2, RESETS)
121/* Reset Error flag */
122#define RESET_E u8_encode_bits(0x3, RESETS)
123/* Preset Register to Counter */
124#define TRANSFER_PR_TO_CNTR u8_encode_bits(0x1, LOADS)
125/* Transfer Counter to Output Latch */
126#define TRANSFER_CNTR_TO_OL u8_encode_bits(0x2, LOADS)
127/* Transfer Preset Register LSB to FCK Prescaler */
128#define TRANSFER_PR0_TO_PSC u8_encode_bits(0x3, LOADS)
129
130/*
131 * Counter Mode Registers
132 */
133#define COUNT_ENCODING BIT(0)
134#define COUNT_MODE GENMASK(2, 1)
135#define QUADRATURE_MODE GENMASK(4, 3)
136/* Binary count */
137#define BINARY u8_encode_bits(0x0, COUNT_ENCODING)
138/* Normal count */
139#define NORMAL_COUNT 0x0
140/* Range Limit */
141#define RANGE_LIMIT 0x1
142/* Non-recycle count */
143#define NON_RECYCLE_COUNT 0x2
144/* Modulo-N */
145#define MODULO_N 0x3
146/* Non-quadrature */
147#define NON_QUADRATURE 0x0
148/* Quadrature X1 */
149#define QUADRATURE_X1 0x1
150/* Quadrature X2 */
151#define QUADRATURE_X2 0x2
152/* Quadrature X4 */
153#define QUADRATURE_X4 0x3
154
155/*
156 * Input/Output Control Register
157 */
158#define AB_GATE BIT(0)
159#define LOAD_PIN BIT(1)
160#define FLG_PINS GENMASK(4, 3)
161/* Disable inputs A and B */
162#define DISABLE_AB u8_encode_bits(0x0, AB_GATE)
163/* Load Counter input */
164#define LOAD_CNTR 0x0
165/* FLG1 = CARRY(active low); FLG2 = BORROW(active low) */
166#define FLG1_CARRY_FLG2_BORROW 0x0
167/* FLG1 = COMPARE(active low); FLG2 = BORROW(active low) */
168#define FLG1_COMPARE_FLG2_BORROW 0x1
169/* FLG1 = Carry(active low)/Borrow(active low); FLG2 = U/D(active low) flag */
170#define FLG1_CARRYBORROW_FLG2_UD 0x2
171/* FLG1 = INDX (low pulse at INDEX pin active level); FLG2 = E flag */
172#define FLG1_INDX_FLG2_E 0x3
173
174/*
175 * INDEX CONTROL REGISTERS
176 */
177#define INDEX_MODE BIT(0)
178#define INDEX_POLARITY BIT(1)
179/* Disable Index mode */
180#define DISABLE_INDEX_MODE 0x0
181/* Enable Index mode */
182#define ENABLE_INDEX_MODE 0x1
183/* Negative Index Polarity */
184#define NEGATIVE_INDEX_POLARITY 0x0
185/* Positive Index Polarity */
186#define POSITIVE_INDEX_POLARITY 0x1
187
188/*
189 * Channel Operation Register
190 */
191#define COUNTERS_OPERATION BIT(0)
192#define INTERRUPT_FUNCTION BIT(2)
193/* Enable all Counters */
194#define ENABLE_COUNTERS u8_encode_bits(0x0, COUNTERS_OPERATION)
195/* Reset all Counters */
196#define RESET_COUNTERS u8_encode_bits(0x1, COUNTERS_OPERATION)
197/* Disable the interrupt function */
198#define DISABLE_INTERRUPT_FUNCTION u8_encode_bits(0x0, INTERRUPT_FUNCTION)
199/* Enable the interrupt function */
200#define ENABLE_INTERRUPT_FUNCTION u8_encode_bits(0x1, INTERRUPT_FUNCTION)
201/* Any write to the Channel Operation register clears any pending interrupts */
202#define CLEAR_PENDING_INTERRUPTS (ENABLE_COUNTERS | ENABLE_INTERRUPT_FUNCTION)
203
204/* Each Counter is 24 bits wide */
205#define LS7267_CNTR_MAX GENMASK(23, 0)
206
207static __always_inline int quad8_control_register_update(struct regmap *const map, u8 *const buf,
208 const size_t channel, const u8 val,
209 const u8 field)
210{
211 u8p_replace_bits(&buf[channel], val, field);
212 return regmap_write(map, QUAD8_CONTROL(channel), buf[channel]);
213}
214
215static int quad8_signal_read(struct counter_device *counter,
216 struct counter_signal *signal,
217 enum counter_signal_level *level)
218{
219 const struct quad8 *const priv = counter_priv(counter);
220 int ret;
221
222 /* Only Index signal levels can be read */
223 if (signal->id < 16)
224 return -EINVAL;
225
226 ret = regmap_test_bits(priv->map, QUAD8_INDEX_INPUT_LEVELS, BIT(signal->id - 16));
227 if (ret < 0)
228 return ret;
229
230 *level = (ret) ? COUNTER_SIGNAL_LEVEL_HIGH : COUNTER_SIGNAL_LEVEL_LOW;
231
232 return 0;
233}
234
235static int quad8_count_read(struct counter_device *counter,
236 struct counter_count *count, u64 *val)
237{
238 struct quad8 *const priv = counter_priv(counter);
239 unsigned long irqflags;
240 u8 value[3];
241 int ret;
242
243 spin_lock_irqsave(&priv->lock, irqflags);
244
245 ret = regmap_write(priv->map, QUAD8_CONTROL(count->id),
246 SELECT_RLD | RESET_BP | TRANSFER_CNTR_TO_OL);
247 if (ret)
248 goto exit_unlock;
249 ret = regmap_noinc_read(priv->map, QUAD8_DATA(count->id), value, sizeof(value));
250
251exit_unlock:
252 spin_unlock_irqrestore(&priv->lock, irqflags);
253
254 *val = get_unaligned_le24(value);
255
256 return ret;
257}
258
259static int quad8_preset_register_set(struct quad8 *const priv, const size_t id,
260 const unsigned long preset)
261{
262 u8 value[3];
263 int ret;
264
265 put_unaligned_le24(preset, value);
266
267 ret = regmap_write(priv->map, QUAD8_CONTROL(id), SELECT_RLD | RESET_BP);
268 if (ret)
269 return ret;
270 return regmap_noinc_write(priv->map, QUAD8_DATA(id), value, sizeof(value));
271}
272
273static int quad8_flag_register_reset(struct quad8 *const priv, const size_t id)
274{
275 int ret;
276
277 ret = regmap_write(priv->map, QUAD8_CONTROL(id), SELECT_RLD | RESET_BT_CT_CPT_S_IDX);
278 if (ret)
279 return ret;
280 return regmap_write(priv->map, QUAD8_CONTROL(id), SELECT_RLD | RESET_E);
281}
282
283static int quad8_count_write(struct counter_device *counter,
284 struct counter_count *count, u64 val)
285{
286 struct quad8 *const priv = counter_priv(counter);
287 unsigned long irqflags;
288 int ret;
289
290 if (val > LS7267_CNTR_MAX)
291 return -ERANGE;
292
293 spin_lock_irqsave(&priv->lock, irqflags);
294
295 /* Counter can only be set via Preset Register */
296 ret = quad8_preset_register_set(priv, count->id, val);
297 if (ret)
298 goto exit_unlock;
299 ret = regmap_write(priv->map, QUAD8_CONTROL(count->id), SELECT_RLD | TRANSFER_PR_TO_CNTR);
300 if (ret)
301 goto exit_unlock;
302
303 ret = quad8_flag_register_reset(priv, count->id);
304 if (ret)
305 goto exit_unlock;
306
307 /* Set Preset Register back to original value */
308 ret = quad8_preset_register_set(priv, count->id, priv->preset[count->id]);
309
310exit_unlock:
311 spin_unlock_irqrestore(&priv->lock, irqflags);
312
313 return ret;
314}
315
316static const enum counter_function quad8_count_functions_list[] = {
317 COUNTER_FUNCTION_PULSE_DIRECTION,
318 COUNTER_FUNCTION_QUADRATURE_X1_A,
319 COUNTER_FUNCTION_QUADRATURE_X2_A,
320 COUNTER_FUNCTION_QUADRATURE_X4,
321};
322
323static int quad8_function_get(const struct quad8 *const priv, const size_t id,
324 enum counter_function *const function)
325{
326 switch (u8_get_bits(priv->cmr[id], QUADRATURE_MODE)) {
327 case NON_QUADRATURE:
328 *function = COUNTER_FUNCTION_PULSE_DIRECTION;
329 return 0;
330 case QUADRATURE_X1:
331 *function = COUNTER_FUNCTION_QUADRATURE_X1_A;
332 return 0;
333 case QUADRATURE_X2:
334 *function = COUNTER_FUNCTION_QUADRATURE_X2_A;
335 return 0;
336 case QUADRATURE_X4:
337 *function = COUNTER_FUNCTION_QUADRATURE_X4;
338 return 0;
339 default:
340 /* should never reach this path */
341 return -EINVAL;
342 }
343}
344
345static int quad8_function_read(struct counter_device *counter,
346 struct counter_count *count,
347 enum counter_function *function)
348{
349 struct quad8 *const priv = counter_priv(counter);
350 unsigned long irqflags;
351 int retval;
352
353 spin_lock_irqsave(&priv->lock, irqflags);
354
355 retval = quad8_function_get(priv, count->id, function);
356
357 spin_unlock_irqrestore(&priv->lock, irqflags);
358
359 return retval;
360}
361
362static int quad8_function_write(struct counter_device *counter,
363 struct counter_count *count,
364 enum counter_function function)
365{
366 struct quad8 *const priv = counter_priv(counter);
367 const int id = count->id;
368 unsigned long irqflags;
369 unsigned int mode_cfg;
370 bool synchronous_mode;
371 int ret;
372
373 switch (function) {
374 case COUNTER_FUNCTION_PULSE_DIRECTION:
375 mode_cfg = NON_QUADRATURE;
376 break;
377 case COUNTER_FUNCTION_QUADRATURE_X1_A:
378 mode_cfg = QUADRATURE_X1;
379 break;
380 case COUNTER_FUNCTION_QUADRATURE_X2_A:
381 mode_cfg = QUADRATURE_X2;
382 break;
383 case COUNTER_FUNCTION_QUADRATURE_X4:
384 mode_cfg = QUADRATURE_X4;
385 break;
386 default:
387 /* should never reach this path */
388 return -EINVAL;
389 }
390
391 spin_lock_irqsave(&priv->lock, irqflags);
392
393 /* Synchronous function not supported in non-quadrature mode */
394 synchronous_mode = u8_get_bits(priv->idr[id], INDEX_MODE) == ENABLE_INDEX_MODE;
395 if (synchronous_mode && mode_cfg == NON_QUADRATURE) {
396 ret = quad8_control_register_update(priv->map, priv->idr, id, DISABLE_INDEX_MODE,
397 INDEX_MODE);
398 if (ret)
399 goto exit_unlock;
400 }
401
402 ret = quad8_control_register_update(priv->map, priv->cmr, id, mode_cfg, QUADRATURE_MODE);
403
404exit_unlock:
405 spin_unlock_irqrestore(&priv->lock, irqflags);
406
407 return ret;
408}
409
410static int quad8_direction_read(struct counter_device *counter,
411 struct counter_count *count,
412 enum counter_count_direction *direction)
413{
414 const struct quad8 *const priv = counter_priv(counter);
415 unsigned int flag;
416 int ret;
417
418 ret = regmap_read(priv->map, QUAD8_CONTROL(count->id), &flag);
419 if (ret)
420 return ret;
421 *direction = (u8_get_bits(flag, FLAG_UD) == UP) ? COUNTER_COUNT_DIRECTION_FORWARD :
422 COUNTER_COUNT_DIRECTION_BACKWARD;
423
424 return 0;
425}
426
427static const enum counter_synapse_action quad8_index_actions_list[] = {
428 COUNTER_SYNAPSE_ACTION_NONE,
429 COUNTER_SYNAPSE_ACTION_RISING_EDGE,
430};
431
432static const enum counter_synapse_action quad8_synapse_actions_list[] = {
433 COUNTER_SYNAPSE_ACTION_NONE,
434 COUNTER_SYNAPSE_ACTION_RISING_EDGE,
435 COUNTER_SYNAPSE_ACTION_FALLING_EDGE,
436 COUNTER_SYNAPSE_ACTION_BOTH_EDGES,
437};
438
439static int quad8_action_read(struct counter_device *counter,
440 struct counter_count *count,
441 struct counter_synapse *synapse,
442 enum counter_synapse_action *action)
443{
444 struct quad8 *const priv = counter_priv(counter);
445 unsigned long irqflags;
446 int err;
447 enum counter_function function;
448 const size_t signal_a_id = count->synapses[0].signal->id;
449 enum counter_count_direction direction;
450
451 /* Default action mode */
452 *action = COUNTER_SYNAPSE_ACTION_NONE;
453
454 /* Handle Index signals */
455 if (synapse->signal->id >= 16) {
456 if (u8_get_bits(priv->ior[count->id], LOAD_PIN) == LOAD_CNTR)
457 *action = COUNTER_SYNAPSE_ACTION_RISING_EDGE;
458 return 0;
459 }
460
461 spin_lock_irqsave(&priv->lock, irqflags);
462
463 /* Get Count function and direction atomically */
464 err = quad8_function_get(priv, count->id, &function);
465 if (err) {
466 spin_unlock_irqrestore(&priv->lock, irqflags);
467 return err;
468 }
469 err = quad8_direction_read(counter, count, &direction);
470 if (err) {
471 spin_unlock_irqrestore(&priv->lock, irqflags);
472 return err;
473 }
474
475 spin_unlock_irqrestore(&priv->lock, irqflags);
476
477 /* Determine action mode based on current count function mode */
478 switch (function) {
479 case COUNTER_FUNCTION_PULSE_DIRECTION:
480 if (synapse->signal->id == signal_a_id)
481 *action = COUNTER_SYNAPSE_ACTION_RISING_EDGE;
482 return 0;
483 case COUNTER_FUNCTION_QUADRATURE_X1_A:
484 if (synapse->signal->id == signal_a_id) {
485 if (direction == COUNTER_COUNT_DIRECTION_FORWARD)
486 *action = COUNTER_SYNAPSE_ACTION_RISING_EDGE;
487 else
488 *action = COUNTER_SYNAPSE_ACTION_FALLING_EDGE;
489 }
490 return 0;
491 case COUNTER_FUNCTION_QUADRATURE_X2_A:
492 if (synapse->signal->id == signal_a_id)
493 *action = COUNTER_SYNAPSE_ACTION_BOTH_EDGES;
494 return 0;
495 case COUNTER_FUNCTION_QUADRATURE_X4:
496 *action = COUNTER_SYNAPSE_ACTION_BOTH_EDGES;
497 return 0;
498 default:
499 /* should never reach this path */
500 return -EINVAL;
501 }
502}
503
504static int quad8_events_configure(struct counter_device *counter)
505{
506 struct quad8 *const priv = counter_priv(counter);
507 unsigned long irq_enabled = 0;
508 unsigned long irqflags;
509 struct counter_event_node *event_node;
510 u8 flg_pins;
511 int ret;
512
513 spin_lock_irqsave(&priv->lock, irqflags);
514
515 list_for_each_entry(event_node, &counter->events_list, l) {
516 switch (event_node->event) {
517 case COUNTER_EVENT_OVERFLOW:
518 flg_pins = FLG1_CARRY_FLG2_BORROW;
519 break;
520 case COUNTER_EVENT_THRESHOLD:
521 flg_pins = FLG1_COMPARE_FLG2_BORROW;
522 break;
523 case COUNTER_EVENT_OVERFLOW_UNDERFLOW:
524 flg_pins = FLG1_CARRYBORROW_FLG2_UD;
525 break;
526 case COUNTER_EVENT_INDEX:
527 flg_pins = FLG1_INDX_FLG2_E;
528 break;
529 default:
530 /* should never reach this path */
531 ret = -EINVAL;
532 goto exit_unlock;
533 }
534
535 /* Enable IRQ line */
536 irq_enabled |= BIT(event_node->channel);
537
538 /* Skip configuration if it is the same as previously set */
539 if (flg_pins == u8_get_bits(priv->ior[event_node->channel], FLG_PINS))
540 continue;
541
542 /* Save new IRQ function configuration */
543 ret = quad8_control_register_update(priv->map, priv->ior, event_node->channel,
544 flg_pins, FLG_PINS);
545 if (ret)
546 goto exit_unlock;
547 }
548
549 ret = regmap_write(priv->map, QUAD8_INDEX_INTERRUPT, irq_enabled);
550
551exit_unlock:
552 spin_unlock_irqrestore(&priv->lock, irqflags);
553
554 return ret;
555}
556
557static int quad8_watch_validate(struct counter_device *counter,
558 const struct counter_watch *watch)
559{
560 struct counter_event_node *event_node;
561
562 if (watch->channel > QUAD8_NUM_COUNTERS - 1)
563 return -EINVAL;
564
565 switch (watch->event) {
566 case COUNTER_EVENT_OVERFLOW:
567 case COUNTER_EVENT_THRESHOLD:
568 case COUNTER_EVENT_OVERFLOW_UNDERFLOW:
569 case COUNTER_EVENT_INDEX:
570 list_for_each_entry(event_node, &counter->next_events_list, l)
571 if (watch->channel == event_node->channel &&
572 watch->event != event_node->event)
573 return -EINVAL;
574 return 0;
575 default:
576 return -EINVAL;
577 }
578}
579
580static const struct counter_ops quad8_ops = {
581 .signal_read = quad8_signal_read,
582 .count_read = quad8_count_read,
583 .count_write = quad8_count_write,
584 .function_read = quad8_function_read,
585 .function_write = quad8_function_write,
586 .action_read = quad8_action_read,
587 .events_configure = quad8_events_configure,
588 .watch_validate = quad8_watch_validate,
589};
590
591static const char *const quad8_index_polarity_modes[] = {
592 "negative",
593 "positive"
594};
595
596static int quad8_index_polarity_get(struct counter_device *counter,
597 struct counter_signal *signal,
598 u32 *index_polarity)
599{
600 const struct quad8 *const priv = counter_priv(counter);
601 const size_t channel_id = signal->id - 16;
602
603 *index_polarity = u8_get_bits(priv->idr[channel_id], INDEX_POLARITY);
604
605 return 0;
606}
607
608static int quad8_index_polarity_set(struct counter_device *counter,
609 struct counter_signal *signal,
610 u32 index_polarity)
611{
612 struct quad8 *const priv = counter_priv(counter);
613 const size_t channel_id = signal->id - 16;
614 unsigned long irqflags;
615 int ret;
616
617 spin_lock_irqsave(&priv->lock, irqflags);
618
619 ret = quad8_control_register_update(priv->map, priv->idr, channel_id, index_polarity,
620 INDEX_POLARITY);
621
622 spin_unlock_irqrestore(&priv->lock, irqflags);
623
624 return ret;
625}
626
627static int quad8_polarity_read(struct counter_device *counter,
628 struct counter_signal *signal,
629 enum counter_signal_polarity *polarity)
630{
631 int err;
632 u32 index_polarity;
633
634 err = quad8_index_polarity_get(counter, signal, &index_polarity);
635 if (err)
636 return err;
637
638 *polarity = (index_polarity == POSITIVE_INDEX_POLARITY) ? COUNTER_SIGNAL_POLARITY_POSITIVE :
639 COUNTER_SIGNAL_POLARITY_NEGATIVE;
640
641 return 0;
642}
643
644static int quad8_polarity_write(struct counter_device *counter,
645 struct counter_signal *signal,
646 enum counter_signal_polarity polarity)
647{
648 const u32 pol = (polarity == COUNTER_SIGNAL_POLARITY_POSITIVE) ? POSITIVE_INDEX_POLARITY :
649 NEGATIVE_INDEX_POLARITY;
650
651 return quad8_index_polarity_set(counter, signal, pol);
652}
653
654static const char *const quad8_synchronous_modes[] = {
655 "non-synchronous",
656 "synchronous"
657};
658
659static int quad8_synchronous_mode_get(struct counter_device *counter,
660 struct counter_signal *signal,
661 u32 *synchronous_mode)
662{
663 const struct quad8 *const priv = counter_priv(counter);
664 const size_t channel_id = signal->id - 16;
665
666 *synchronous_mode = u8_get_bits(priv->idr[channel_id], INDEX_MODE);
667
668 return 0;
669}
670
671static int quad8_synchronous_mode_set(struct counter_device *counter,
672 struct counter_signal *signal,
673 u32 synchronous_mode)
674{
675 struct quad8 *const priv = counter_priv(counter);
676 const size_t channel_id = signal->id - 16;
677 u8 quadrature_mode;
678 unsigned long irqflags;
679 int ret;
680
681 spin_lock_irqsave(&priv->lock, irqflags);
682
683 /* Index function must be non-synchronous in non-quadrature mode */
684 quadrature_mode = u8_get_bits(priv->idr[channel_id], QUADRATURE_MODE);
685 if (synchronous_mode && quadrature_mode == NON_QUADRATURE) {
686 ret = -EINVAL;
687 goto exit_unlock;
688 }
689
690 ret = quad8_control_register_update(priv->map, priv->idr, channel_id, synchronous_mode,
691 INDEX_MODE);
692
693exit_unlock:
694 spin_unlock_irqrestore(&priv->lock, irqflags);
695
696 return ret;
697}
698
699static int quad8_count_floor_read(struct counter_device *counter,
700 struct counter_count *count, u64 *floor)
701{
702 /* Only a floor of 0 is supported */
703 *floor = 0;
704
705 return 0;
706}
707
708static int quad8_count_mode_read(struct counter_device *counter,
709 struct counter_count *count,
710 enum counter_count_mode *cnt_mode)
711{
712 const struct quad8 *const priv = counter_priv(counter);
713
714 switch (u8_get_bits(priv->cmr[count->id], COUNT_MODE)) {
715 case NORMAL_COUNT:
716 *cnt_mode = COUNTER_COUNT_MODE_NORMAL;
717 break;
718 case RANGE_LIMIT:
719 *cnt_mode = COUNTER_COUNT_MODE_RANGE_LIMIT;
720 break;
721 case NON_RECYCLE_COUNT:
722 *cnt_mode = COUNTER_COUNT_MODE_NON_RECYCLE;
723 break;
724 case MODULO_N:
725 *cnt_mode = COUNTER_COUNT_MODE_MODULO_N;
726 break;
727 }
728
729 return 0;
730}
731
732static int quad8_count_mode_write(struct counter_device *counter,
733 struct counter_count *count,
734 enum counter_count_mode cnt_mode)
735{
736 struct quad8 *const priv = counter_priv(counter);
737 unsigned int count_mode;
738 unsigned long irqflags;
739 int ret;
740
741 switch (cnt_mode) {
742 case COUNTER_COUNT_MODE_NORMAL:
743 count_mode = NORMAL_COUNT;
744 break;
745 case COUNTER_COUNT_MODE_RANGE_LIMIT:
746 count_mode = RANGE_LIMIT;
747 break;
748 case COUNTER_COUNT_MODE_NON_RECYCLE:
749 count_mode = NON_RECYCLE_COUNT;
750 break;
751 case COUNTER_COUNT_MODE_MODULO_N:
752 count_mode = MODULO_N;
753 break;
754 default:
755 /* should never reach this path */
756 return -EINVAL;
757 }
758
759 spin_lock_irqsave(&priv->lock, irqflags);
760
761 ret = quad8_control_register_update(priv->map, priv->cmr, count->id, count_mode,
762 COUNT_MODE);
763
764 spin_unlock_irqrestore(&priv->lock, irqflags);
765
766 return ret;
767}
768
769static int quad8_count_enable_read(struct counter_device *counter,
770 struct counter_count *count, u8 *enable)
771{
772 const struct quad8 *const priv = counter_priv(counter);
773
774 *enable = u8_get_bits(priv->ior[count->id], AB_GATE);
775
776 return 0;
777}
778
779static int quad8_count_enable_write(struct counter_device *counter,
780 struct counter_count *count, u8 enable)
781{
782 struct quad8 *const priv = counter_priv(counter);
783 unsigned long irqflags;
784 int ret;
785
786 spin_lock_irqsave(&priv->lock, irqflags);
787
788 ret = quad8_control_register_update(priv->map, priv->ior, count->id, enable, AB_GATE);
789
790 spin_unlock_irqrestore(&priv->lock, irqflags);
791
792 return ret;
793}
794
795static const char *const quad8_noise_error_states[] = {
796 "No excessive noise is present at the count inputs",
797 "Excessive noise is present at the count inputs"
798};
799
800static int quad8_error_noise_get(struct counter_device *counter,
801 struct counter_count *count, u32 *noise_error)
802{
803 const struct quad8 *const priv = counter_priv(counter);
804 unsigned int flag;
805 int ret;
806
807 ret = regmap_read(priv->map, QUAD8_CONTROL(count->id), &flag);
808 if (ret)
809 return ret;
810 *noise_error = u8_get_bits(flag, FLAG_E);
811
812 return 0;
813}
814
815static int quad8_count_preset_read(struct counter_device *counter,
816 struct counter_count *count, u64 *preset)
817{
818 const struct quad8 *const priv = counter_priv(counter);
819
820 *preset = priv->preset[count->id];
821
822 return 0;
823}
824
825static int quad8_count_preset_write(struct counter_device *counter,
826 struct counter_count *count, u64 preset)
827{
828 struct quad8 *const priv = counter_priv(counter);
829 unsigned long irqflags;
830 int ret;
831
832 if (preset > LS7267_CNTR_MAX)
833 return -ERANGE;
834
835 spin_lock_irqsave(&priv->lock, irqflags);
836
837 priv->preset[count->id] = preset;
838 ret = quad8_preset_register_set(priv, count->id, preset);
839
840 spin_unlock_irqrestore(&priv->lock, irqflags);
841
842 return ret;
843}
844
845static int quad8_count_ceiling_read(struct counter_device *counter,
846 struct counter_count *count, u64 *ceiling)
847{
848 struct quad8 *const priv = counter_priv(counter);
849 unsigned long irqflags;
850
851 spin_lock_irqsave(&priv->lock, irqflags);
852
853 /* Range Limit and Modulo-N count modes use preset value as ceiling */
854 switch (u8_get_bits(priv->cmr[count->id], COUNT_MODE)) {
855 case RANGE_LIMIT:
856 case MODULO_N:
857 *ceiling = priv->preset[count->id];
858 break;
859 default:
860 *ceiling = LS7267_CNTR_MAX;
861 break;
862 }
863
864 spin_unlock_irqrestore(&priv->lock, irqflags);
865
866 return 0;
867}
868
869static int quad8_count_ceiling_write(struct counter_device *counter,
870 struct counter_count *count, u64 ceiling)
871{
872 struct quad8 *const priv = counter_priv(counter);
873 unsigned long irqflags;
874 int ret;
875
876 if (ceiling > LS7267_CNTR_MAX)
877 return -ERANGE;
878
879 spin_lock_irqsave(&priv->lock, irqflags);
880
881 /* Range Limit and Modulo-N count modes use preset value as ceiling */
882 switch (u8_get_bits(priv->cmr[count->id], COUNT_MODE)) {
883 case RANGE_LIMIT:
884 case MODULO_N:
885 priv->preset[count->id] = ceiling;
886 ret = quad8_preset_register_set(priv, count->id, ceiling);
887 break;
888 default:
889 ret = -EINVAL;
890 break;
891 }
892
893 spin_unlock_irqrestore(&priv->lock, irqflags);
894
895 return ret;
896}
897
898static int quad8_count_preset_enable_read(struct counter_device *counter,
899 struct counter_count *count,
900 u8 *preset_enable)
901{
902 const struct quad8 *const priv = counter_priv(counter);
903
904 /* Preset enable is active low in Input/Output Control register */
905 *preset_enable = !u8_get_bits(priv->ior[count->id], LOAD_PIN);
906
907 return 0;
908}
909
910static int quad8_count_preset_enable_write(struct counter_device *counter,
911 struct counter_count *count,
912 u8 preset_enable)
913{
914 struct quad8 *const priv = counter_priv(counter);
915 unsigned long irqflags;
916 int ret;
917
918 spin_lock_irqsave(&priv->lock, irqflags);
919
920 /* Preset enable is active low in Input/Output Control register */
921 ret = quad8_control_register_update(priv->map, priv->ior, count->id, !preset_enable,
922 LOAD_PIN);
923
924 spin_unlock_irqrestore(&priv->lock, irqflags);
925
926 return ret;
927}
928
929static int quad8_signal_cable_fault_read(struct counter_device *counter,
930 struct counter_signal *signal,
931 u8 *cable_fault)
932{
933 struct quad8 *const priv = counter_priv(counter);
934 const size_t channel_id = signal->id / 2;
935 unsigned long irqflags;
936 bool disabled;
937 int ret;
938
939 spin_lock_irqsave(&priv->lock, irqflags);
940
941 disabled = !(priv->cable_fault_enable & BIT(channel_id));
942
943 if (disabled) {
944 spin_unlock_irqrestore(&priv->lock, irqflags);
945 return -EINVAL;
946 }
947
948 ret = regmap_test_bits(priv->map, QUAD8_CABLE_STATUS, BIT(channel_id));
949 if (ret < 0) {
950 spin_unlock_irqrestore(&priv->lock, irqflags);
951 return ret;
952 }
953
954 spin_unlock_irqrestore(&priv->lock, irqflags);
955
956 /* Logic 0 = cable fault */
957 *cable_fault = !ret;
958
959 return 0;
960}
961
962static int quad8_signal_cable_fault_enable_read(struct counter_device *counter,
963 struct counter_signal *signal,
964 u8 *enable)
965{
966 const struct quad8 *const priv = counter_priv(counter);
967 const size_t channel_id = signal->id / 2;
968
969 *enable = !!(priv->cable_fault_enable & BIT(channel_id));
970
971 return 0;
972}
973
974static int quad8_signal_cable_fault_enable_write(struct counter_device *counter,
975 struct counter_signal *signal,
976 u8 enable)
977{
978 struct quad8 *const priv = counter_priv(counter);
979 const size_t channel_id = signal->id / 2;
980 unsigned long irqflags;
981 unsigned int cable_fault_enable;
982 int ret;
983
984 spin_lock_irqsave(&priv->lock, irqflags);
985
986 if (enable)
987 priv->cable_fault_enable |= BIT(channel_id);
988 else
989 priv->cable_fault_enable &= ~BIT(channel_id);
990
991 /* Enable is active low in Differential Encoder Cable Status register */
992 cable_fault_enable = ~priv->cable_fault_enable;
993
994 ret = regmap_write(priv->map, QUAD8_CABLE_STATUS, cable_fault_enable);
995
996 spin_unlock_irqrestore(&priv->lock, irqflags);
997
998 return ret;
999}
1000
1001static int quad8_signal_fck_prescaler_read(struct counter_device *counter,
1002 struct counter_signal *signal,
1003 u8 *prescaler)
1004{
1005 const struct quad8 *const priv = counter_priv(counter);
1006
1007 *prescaler = priv->fck_prescaler[signal->id / 2];
1008
1009 return 0;
1010}
1011
1012static int quad8_filter_clock_prescaler_set(struct quad8 *const priv, const size_t id,
1013 const u8 prescaler)
1014{
1015 int ret;
1016
1017 ret = regmap_write(priv->map, QUAD8_CONTROL(id), SELECT_RLD | RESET_BP);
1018 if (ret)
1019 return ret;
1020 ret = regmap_write(priv->map, QUAD8_DATA(id), prescaler);
1021 if (ret)
1022 return ret;
1023 return regmap_write(priv->map, QUAD8_CONTROL(id), SELECT_RLD | TRANSFER_PR0_TO_PSC);
1024}
1025
1026static int quad8_signal_fck_prescaler_write(struct counter_device *counter,
1027 struct counter_signal *signal,
1028 u8 prescaler)
1029{
1030 struct quad8 *const priv = counter_priv(counter);
1031 const size_t channel_id = signal->id / 2;
1032 unsigned long irqflags;
1033 int ret;
1034
1035 spin_lock_irqsave(&priv->lock, irqflags);
1036
1037 priv->fck_prescaler[channel_id] = prescaler;
1038 ret = quad8_filter_clock_prescaler_set(priv, channel_id, prescaler);
1039
1040 spin_unlock_irqrestore(&priv->lock, irqflags);
1041
1042 return ret;
1043}
1044
1045static struct counter_comp quad8_signal_ext[] = {
1046 COUNTER_COMP_SIGNAL_BOOL("cable_fault", quad8_signal_cable_fault_read,
1047 NULL),
1048 COUNTER_COMP_SIGNAL_BOOL("cable_fault_enable",
1049 quad8_signal_cable_fault_enable_read,
1050 quad8_signal_cable_fault_enable_write),
1051 COUNTER_COMP_SIGNAL_U8("filter_clock_prescaler",
1052 quad8_signal_fck_prescaler_read,
1053 quad8_signal_fck_prescaler_write)
1054};
1055
1056static const enum counter_signal_polarity quad8_polarities[] = {
1057 COUNTER_SIGNAL_POLARITY_POSITIVE,
1058 COUNTER_SIGNAL_POLARITY_NEGATIVE,
1059};
1060
1061static DEFINE_COUNTER_AVAILABLE(quad8_polarity_available, quad8_polarities);
1062
1063static DEFINE_COUNTER_ENUM(quad8_index_pol_enum, quad8_index_polarity_modes);
1064static DEFINE_COUNTER_ENUM(quad8_synch_mode_enum, quad8_synchronous_modes);
1065
1066static struct counter_comp quad8_index_ext[] = {
1067 COUNTER_COMP_SIGNAL_ENUM("index_polarity", quad8_index_polarity_get,
1068 quad8_index_polarity_set,
1069 quad8_index_pol_enum),
1070 COUNTER_COMP_POLARITY(quad8_polarity_read, quad8_polarity_write,
1071 quad8_polarity_available),
1072 COUNTER_COMP_SIGNAL_ENUM("synchronous_mode", quad8_synchronous_mode_get,
1073 quad8_synchronous_mode_set,
1074 quad8_synch_mode_enum),
1075};
1076
1077#define QUAD8_QUAD_SIGNAL(_id, _name) { \
1078 .id = (_id), \
1079 .name = (_name), \
1080 .ext = quad8_signal_ext, \
1081 .num_ext = ARRAY_SIZE(quad8_signal_ext) \
1082}
1083
1084#define QUAD8_INDEX_SIGNAL(_id, _name) { \
1085 .id = (_id), \
1086 .name = (_name), \
1087 .ext = quad8_index_ext, \
1088 .num_ext = ARRAY_SIZE(quad8_index_ext) \
1089}
1090
1091static struct counter_signal quad8_signals[] = {
1092 QUAD8_QUAD_SIGNAL(0, "Channel 1 Quadrature A"),
1093 QUAD8_QUAD_SIGNAL(1, "Channel 1 Quadrature B"),
1094 QUAD8_QUAD_SIGNAL(2, "Channel 2 Quadrature A"),
1095 QUAD8_QUAD_SIGNAL(3, "Channel 2 Quadrature B"),
1096 QUAD8_QUAD_SIGNAL(4, "Channel 3 Quadrature A"),
1097 QUAD8_QUAD_SIGNAL(5, "Channel 3 Quadrature B"),
1098 QUAD8_QUAD_SIGNAL(6, "Channel 4 Quadrature A"),
1099 QUAD8_QUAD_SIGNAL(7, "Channel 4 Quadrature B"),
1100 QUAD8_QUAD_SIGNAL(8, "Channel 5 Quadrature A"),
1101 QUAD8_QUAD_SIGNAL(9, "Channel 5 Quadrature B"),
1102 QUAD8_QUAD_SIGNAL(10, "Channel 6 Quadrature A"),
1103 QUAD8_QUAD_SIGNAL(11, "Channel 6 Quadrature B"),
1104 QUAD8_QUAD_SIGNAL(12, "Channel 7 Quadrature A"),
1105 QUAD8_QUAD_SIGNAL(13, "Channel 7 Quadrature B"),
1106 QUAD8_QUAD_SIGNAL(14, "Channel 8 Quadrature A"),
1107 QUAD8_QUAD_SIGNAL(15, "Channel 8 Quadrature B"),
1108 QUAD8_INDEX_SIGNAL(16, "Channel 1 Index"),
1109 QUAD8_INDEX_SIGNAL(17, "Channel 2 Index"),
1110 QUAD8_INDEX_SIGNAL(18, "Channel 3 Index"),
1111 QUAD8_INDEX_SIGNAL(19, "Channel 4 Index"),
1112 QUAD8_INDEX_SIGNAL(20, "Channel 5 Index"),
1113 QUAD8_INDEX_SIGNAL(21, "Channel 6 Index"),
1114 QUAD8_INDEX_SIGNAL(22, "Channel 7 Index"),
1115 QUAD8_INDEX_SIGNAL(23, "Channel 8 Index")
1116};
1117
1118#define QUAD8_COUNT_SYNAPSES(_id) { \
1119 { \
1120 .actions_list = quad8_synapse_actions_list, \
1121 .num_actions = ARRAY_SIZE(quad8_synapse_actions_list), \
1122 .signal = quad8_signals + 2 * (_id) \
1123 }, \
1124 { \
1125 .actions_list = quad8_synapse_actions_list, \
1126 .num_actions = ARRAY_SIZE(quad8_synapse_actions_list), \
1127 .signal = quad8_signals + 2 * (_id) + 1 \
1128 }, \
1129 { \
1130 .actions_list = quad8_index_actions_list, \
1131 .num_actions = ARRAY_SIZE(quad8_index_actions_list), \
1132 .signal = quad8_signals + 2 * (_id) + 16 \
1133 } \
1134}
1135
1136static struct counter_synapse quad8_count_synapses[][3] = {
1137 QUAD8_COUNT_SYNAPSES(0), QUAD8_COUNT_SYNAPSES(1),
1138 QUAD8_COUNT_SYNAPSES(2), QUAD8_COUNT_SYNAPSES(3),
1139 QUAD8_COUNT_SYNAPSES(4), QUAD8_COUNT_SYNAPSES(5),
1140 QUAD8_COUNT_SYNAPSES(6), QUAD8_COUNT_SYNAPSES(7)
1141};
1142
1143static const enum counter_count_mode quad8_cnt_modes[] = {
1144 COUNTER_COUNT_MODE_NORMAL,
1145 COUNTER_COUNT_MODE_RANGE_LIMIT,
1146 COUNTER_COUNT_MODE_NON_RECYCLE,
1147 COUNTER_COUNT_MODE_MODULO_N,
1148};
1149
1150static DEFINE_COUNTER_AVAILABLE(quad8_count_mode_available, quad8_cnt_modes);
1151
1152static DEFINE_COUNTER_ENUM(quad8_error_noise_enum, quad8_noise_error_states);
1153
1154static struct counter_comp quad8_count_ext[] = {
1155 COUNTER_COMP_CEILING(quad8_count_ceiling_read,
1156 quad8_count_ceiling_write),
1157 COUNTER_COMP_FLOOR(quad8_count_floor_read, NULL),
1158 COUNTER_COMP_COUNT_MODE(quad8_count_mode_read, quad8_count_mode_write,
1159 quad8_count_mode_available),
1160 COUNTER_COMP_DIRECTION(quad8_direction_read),
1161 COUNTER_COMP_ENABLE(quad8_count_enable_read, quad8_count_enable_write),
1162 COUNTER_COMP_COUNT_ENUM("error_noise", quad8_error_noise_get, NULL,
1163 quad8_error_noise_enum),
1164 COUNTER_COMP_PRESET(quad8_count_preset_read, quad8_count_preset_write),
1165 COUNTER_COMP_PRESET_ENABLE(quad8_count_preset_enable_read,
1166 quad8_count_preset_enable_write),
1167};
1168
1169#define QUAD8_COUNT(_id, _cntname) { \
1170 .id = (_id), \
1171 .name = (_cntname), \
1172 .functions_list = quad8_count_functions_list, \
1173 .num_functions = ARRAY_SIZE(quad8_count_functions_list), \
1174 .synapses = quad8_count_synapses[(_id)], \
1175 .num_synapses = 2, \
1176 .ext = quad8_count_ext, \
1177 .num_ext = ARRAY_SIZE(quad8_count_ext) \
1178}
1179
1180static struct counter_count quad8_counts[] = {
1181 QUAD8_COUNT(0, "Channel 1 Count"),
1182 QUAD8_COUNT(1, "Channel 2 Count"),
1183 QUAD8_COUNT(2, "Channel 3 Count"),
1184 QUAD8_COUNT(3, "Channel 4 Count"),
1185 QUAD8_COUNT(4, "Channel 5 Count"),
1186 QUAD8_COUNT(5, "Channel 6 Count"),
1187 QUAD8_COUNT(6, "Channel 7 Count"),
1188 QUAD8_COUNT(7, "Channel 8 Count")
1189};
1190
1191static irqreturn_t quad8_irq_handler(int irq, void *private)
1192{
1193 struct counter_device *counter = private;
1194 struct quad8 *const priv = counter_priv(counter);
1195 unsigned int status;
1196 unsigned long irq_status;
1197 unsigned long channel;
1198 unsigned int flg_pins;
1199 u8 event;
1200 int ret;
1201
1202 ret = regmap_read(priv->map, QUAD8_INTERRUPT_STATUS, &status);
1203 if (ret)
1204 return ret;
1205 if (!status)
1206 return IRQ_NONE;
1207
1208 irq_status = status;
1209 for_each_set_bit(channel, &irq_status, QUAD8_NUM_COUNTERS) {
1210 flg_pins = u8_get_bits(priv->ior[channel], FLG_PINS);
1211 switch (flg_pins) {
1212 case FLG1_CARRY_FLG2_BORROW:
1213 event = COUNTER_EVENT_OVERFLOW;
1214 break;
1215 case FLG1_COMPARE_FLG2_BORROW:
1216 event = COUNTER_EVENT_THRESHOLD;
1217 break;
1218 case FLG1_CARRYBORROW_FLG2_UD:
1219 event = COUNTER_EVENT_OVERFLOW_UNDERFLOW;
1220 break;
1221 case FLG1_INDX_FLG2_E:
1222 event = COUNTER_EVENT_INDEX;
1223 break;
1224 default:
1225 /* should never reach this path */
1226 WARN_ONCE(true, "invalid interrupt trigger function %u configured for channel %lu\n",
1227 flg_pins, channel);
1228 continue;
1229 }
1230
1231 counter_push_event(counter, event, channel);
1232 }
1233
1234 ret = regmap_write(priv->map, QUAD8_CHANNEL_OPERATION, CLEAR_PENDING_INTERRUPTS);
1235 if (ret)
1236 return ret;
1237
1238 return IRQ_HANDLED;
1239}
1240
1241static int quad8_init_counter(struct quad8 *const priv, const size_t channel)
1242{
1243 int ret;
1244
1245 ret = quad8_filter_clock_prescaler_set(priv, channel, 0);
1246 if (ret)
1247 return ret;
1248 ret = quad8_preset_register_set(priv, channel, 0);
1249 if (ret)
1250 return ret;
1251 ret = quad8_flag_register_reset(priv, channel);
1252 if (ret)
1253 return ret;
1254
1255 /* Binary encoding; Normal count; non-quadrature mode */
1256 priv->cmr[channel] = SELECT_CMR | BINARY | u8_encode_bits(NORMAL_COUNT, COUNT_MODE) |
1257 u8_encode_bits(NON_QUADRATURE, QUADRATURE_MODE);
1258 ret = regmap_write(priv->map, QUAD8_CONTROL(channel), priv->cmr[channel]);
1259 if (ret)
1260 return ret;
1261
1262 /* Disable A and B inputs; preset on index; FLG1 as Carry */
1263 priv->ior[channel] = SELECT_IOR | DISABLE_AB | u8_encode_bits(LOAD_CNTR, LOAD_PIN) |
1264 u8_encode_bits(FLG1_CARRY_FLG2_BORROW, FLG_PINS);
1265 ret = regmap_write(priv->map, QUAD8_CONTROL(channel), priv->ior[channel]);
1266 if (ret)
1267 return ret;
1268
1269 /* Disable index function; negative index polarity */
1270 priv->idr[channel] = SELECT_IDR | u8_encode_bits(DISABLE_INDEX_MODE, INDEX_MODE) |
1271 u8_encode_bits(NEGATIVE_INDEX_POLARITY, INDEX_POLARITY);
1272 return regmap_write(priv->map, QUAD8_CONTROL(channel), priv->idr[channel]);
1273}
1274
1275static int quad8_probe(struct device *dev, unsigned int id)
1276{
1277 struct counter_device *counter;
1278 struct quad8 *priv;
1279 void __iomem *regs;
1280 unsigned long i;
1281 int ret;
1282
1283 if (!devm_request_region(dev, base[id], QUAD8_EXTENT, dev_name(dev))) {
1284 dev_err(dev, "Unable to lock port addresses (0x%X-0x%X)\n",
1285 base[id], base[id] + QUAD8_EXTENT);
1286 return -EBUSY;
1287 }
1288
1289 counter = devm_counter_alloc(dev, sizeof(*priv));
1290 if (!counter)
1291 return -ENOMEM;
1292 priv = counter_priv(counter);
1293
1294 regs = devm_ioport_map(dev, base[id], QUAD8_EXTENT);
1295 if (!regs)
1296 return -ENOMEM;
1297
1298 priv->map = devm_regmap_init_mmio(dev, regs, &quad8_regmap_config);
1299 if (IS_ERR(priv->map))
1300 return dev_err_probe(dev, PTR_ERR(priv->map),
1301 "Unable to initialize register map\n");
1302
1303 /* Initialize Counter device and driver data */
1304 counter->name = dev_name(dev);
1305 counter->parent = dev;
1306 counter->ops = &quad8_ops;
1307 counter->counts = quad8_counts;
1308 counter->num_counts = ARRAY_SIZE(quad8_counts);
1309 counter->signals = quad8_signals;
1310 counter->num_signals = ARRAY_SIZE(quad8_signals);
1311
1312 spin_lock_init(&priv->lock);
1313
1314 /* Reset Index/Interrupt Register */
1315 ret = regmap_write(priv->map, QUAD8_INDEX_INTERRUPT, 0x00);
1316 if (ret)
1317 return ret;
1318 /* Reset all counters and disable interrupt function */
1319 ret = regmap_write(priv->map, QUAD8_CHANNEL_OPERATION,
1320 RESET_COUNTERS | DISABLE_INTERRUPT_FUNCTION);
1321 if (ret)
1322 return ret;
1323 /* Set initial configuration for all counters */
1324 for (i = 0; i < QUAD8_NUM_COUNTERS; i++) {
1325 ret = quad8_init_counter(priv, i);
1326 if (ret)
1327 return ret;
1328 }
1329 /* Disable Differential Encoder Cable Status for all channels */
1330 ret = regmap_write(priv->map, QUAD8_CABLE_STATUS, GENMASK(7, 0));
1331 if (ret)
1332 return ret;
1333 /* Enable all counters and enable interrupt function */
1334 ret = regmap_write(priv->map, QUAD8_CHANNEL_OPERATION,
1335 ENABLE_COUNTERS | ENABLE_INTERRUPT_FUNCTION);
1336 if (ret)
1337 return ret;
1338
1339 ret = devm_request_irq(&counter->dev, irq[id], quad8_irq_handler,
1340 IRQF_SHARED, counter->name, counter);
1341 if (ret)
1342 return ret;
1343
1344 ret = devm_counter_add(dev, counter);
1345 if (ret < 0)
1346 return dev_err_probe(dev, ret, "Failed to add counter\n");
1347
1348 return 0;
1349}
1350
1351static struct isa_driver quad8_driver = {
1352 .probe = quad8_probe,
1353 .driver = {
1354 .name = "104-quad-8"
1355 }
1356};
1357
1358module_isa_driver_with_irq(quad8_driver, num_quad8, num_irq);
1359
1360MODULE_AUTHOR("William Breathitt Gray <vilhelm.gray@gmail.com>");
1361MODULE_DESCRIPTION("ACCES 104-QUAD-8 driver");
1362MODULE_LICENSE("GPL v2");
1363MODULE_IMPORT_NS("COUNTER");