Loading...
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * AHCI SATA platform library
4 *
5 * Copyright 2004-2005 Red Hat, Inc.
6 * Jeff Garzik <jgarzik@pobox.com>
7 * Copyright 2010 MontaVista Software, LLC.
8 * Anton Vorontsov <avorontsov@ru.mvista.com>
9 */
10
11#include <linux/clk.h>
12#include <linux/kernel.h>
13#include <linux/gfp.h>
14#include <linux/module.h>
15#include <linux/pm.h>
16#include <linux/interrupt.h>
17#include <linux/device.h>
18#include <linux/platform_device.h>
19#include <linux/libata.h>
20#include <linux/ahci_platform.h>
21#include <linux/phy/phy.h>
22#include <linux/pm_runtime.h>
23#include <linux/of_platform.h>
24#include <linux/reset.h>
25#include "ahci.h"
26
27static void ahci_host_stop(struct ata_host *host);
28
29struct ata_port_operations ahci_platform_ops = {
30 .inherits = &ahci_ops,
31 .host_stop = ahci_host_stop,
32};
33EXPORT_SYMBOL_GPL(ahci_platform_ops);
34
35/**
36 * ahci_platform_enable_phys - Enable PHYs
37 * @hpriv: host private area to store config values
38 *
39 * This function enables all the PHYs found in hpriv->phys, if any.
40 * If a PHY fails to be enabled, it disables all the PHYs already
41 * enabled in reverse order and returns an error.
42 *
43 * RETURNS:
44 * 0 on success otherwise a negative error code
45 */
46int ahci_platform_enable_phys(struct ahci_host_priv *hpriv)
47{
48 int rc, i;
49
50 for (i = 0; i < hpriv->nports; i++) {
51 rc = phy_init(hpriv->phys[i]);
52 if (rc)
53 goto disable_phys;
54
55 rc = phy_set_mode(hpriv->phys[i], PHY_MODE_SATA);
56 if (rc) {
57 phy_exit(hpriv->phys[i]);
58 goto disable_phys;
59 }
60
61 rc = phy_power_on(hpriv->phys[i]);
62 if (rc) {
63 phy_exit(hpriv->phys[i]);
64 goto disable_phys;
65 }
66 }
67
68 return 0;
69
70disable_phys:
71 while (--i >= 0) {
72 phy_power_off(hpriv->phys[i]);
73 phy_exit(hpriv->phys[i]);
74 }
75 return rc;
76}
77EXPORT_SYMBOL_GPL(ahci_platform_enable_phys);
78
79/**
80 * ahci_platform_disable_phys - Disable PHYs
81 * @hpriv: host private area to store config values
82 *
83 * This function disables all PHYs found in hpriv->phys.
84 */
85void ahci_platform_disable_phys(struct ahci_host_priv *hpriv)
86{
87 int i;
88
89 for (i = 0; i < hpriv->nports; i++) {
90 phy_power_off(hpriv->phys[i]);
91 phy_exit(hpriv->phys[i]);
92 }
93}
94EXPORT_SYMBOL_GPL(ahci_platform_disable_phys);
95
96/**
97 * ahci_platform_enable_clks - Enable platform clocks
98 * @hpriv: host private area to store config values
99 *
100 * This function enables all the clks found in hpriv->clks, starting at
101 * index 0. If any clk fails to enable it disables all the clks already
102 * enabled in reverse order, and then returns an error.
103 *
104 * RETURNS:
105 * 0 on success otherwise a negative error code
106 */
107int ahci_platform_enable_clks(struct ahci_host_priv *hpriv)
108{
109 int c, rc;
110
111 for (c = 0; c < AHCI_MAX_CLKS && hpriv->clks[c]; c++) {
112 rc = clk_prepare_enable(hpriv->clks[c]);
113 if (rc)
114 goto disable_unprepare_clk;
115 }
116 return 0;
117
118disable_unprepare_clk:
119 while (--c >= 0)
120 clk_disable_unprepare(hpriv->clks[c]);
121 return rc;
122}
123EXPORT_SYMBOL_GPL(ahci_platform_enable_clks);
124
125/**
126 * ahci_platform_disable_clks - Disable platform clocks
127 * @hpriv: host private area to store config values
128 *
129 * This function disables all the clks found in hpriv->clks, in reverse
130 * order of ahci_platform_enable_clks (starting at the end of the array).
131 */
132void ahci_platform_disable_clks(struct ahci_host_priv *hpriv)
133{
134 int c;
135
136 for (c = AHCI_MAX_CLKS - 1; c >= 0; c--)
137 if (hpriv->clks[c])
138 clk_disable_unprepare(hpriv->clks[c]);
139}
140EXPORT_SYMBOL_GPL(ahci_platform_disable_clks);
141
142/**
143 * ahci_platform_enable_regulators - Enable regulators
144 * @hpriv: host private area to store config values
145 *
146 * This function enables all the regulators found in controller and
147 * hpriv->target_pwrs, if any. If a regulator fails to be enabled, it
148 * disables all the regulators already enabled in reverse order and
149 * returns an error.
150 *
151 * RETURNS:
152 * 0 on success otherwise a negative error code
153 */
154int ahci_platform_enable_regulators(struct ahci_host_priv *hpriv)
155{
156 int rc, i;
157
158 rc = regulator_enable(hpriv->ahci_regulator);
159 if (rc)
160 return rc;
161
162 rc = regulator_enable(hpriv->phy_regulator);
163 if (rc)
164 goto disable_ahci_pwrs;
165
166 for (i = 0; i < hpriv->nports; i++) {
167 if (!hpriv->target_pwrs[i])
168 continue;
169
170 rc = regulator_enable(hpriv->target_pwrs[i]);
171 if (rc)
172 goto disable_target_pwrs;
173 }
174
175 return 0;
176
177disable_target_pwrs:
178 while (--i >= 0)
179 if (hpriv->target_pwrs[i])
180 regulator_disable(hpriv->target_pwrs[i]);
181
182 regulator_disable(hpriv->phy_regulator);
183disable_ahci_pwrs:
184 regulator_disable(hpriv->ahci_regulator);
185 return rc;
186}
187EXPORT_SYMBOL_GPL(ahci_platform_enable_regulators);
188
189/**
190 * ahci_platform_disable_regulators - Disable regulators
191 * @hpriv: host private area to store config values
192 *
193 * This function disables all regulators found in hpriv->target_pwrs and
194 * AHCI controller.
195 */
196void ahci_platform_disable_regulators(struct ahci_host_priv *hpriv)
197{
198 int i;
199
200 for (i = 0; i < hpriv->nports; i++) {
201 if (!hpriv->target_pwrs[i])
202 continue;
203 regulator_disable(hpriv->target_pwrs[i]);
204 }
205
206 regulator_disable(hpriv->ahci_regulator);
207 regulator_disable(hpriv->phy_regulator);
208}
209EXPORT_SYMBOL_GPL(ahci_platform_disable_regulators);
210/**
211 * ahci_platform_enable_resources - Enable platform resources
212 * @hpriv: host private area to store config values
213 *
214 * This function enables all ahci_platform managed resources in the
215 * following order:
216 * 1) Regulator
217 * 2) Clocks (through ahci_platform_enable_clks)
218 * 3) Resets
219 * 4) Phys
220 *
221 * If resource enabling fails at any point the previous enabled resources
222 * are disabled in reverse order.
223 *
224 * RETURNS:
225 * 0 on success otherwise a negative error code
226 */
227int ahci_platform_enable_resources(struct ahci_host_priv *hpriv)
228{
229 int rc;
230
231 rc = ahci_platform_enable_regulators(hpriv);
232 if (rc)
233 return rc;
234
235 rc = ahci_platform_enable_clks(hpriv);
236 if (rc)
237 goto disable_regulator;
238
239 rc = reset_control_deassert(hpriv->rsts);
240 if (rc)
241 goto disable_clks;
242
243 rc = ahci_platform_enable_phys(hpriv);
244 if (rc)
245 goto disable_resets;
246
247 return 0;
248
249disable_resets:
250 reset_control_assert(hpriv->rsts);
251
252disable_clks:
253 ahci_platform_disable_clks(hpriv);
254
255disable_regulator:
256 ahci_platform_disable_regulators(hpriv);
257
258 return rc;
259}
260EXPORT_SYMBOL_GPL(ahci_platform_enable_resources);
261
262/**
263 * ahci_platform_disable_resources - Disable platform resources
264 * @hpriv: host private area to store config values
265 *
266 * This function disables all ahci_platform managed resources in the
267 * following order:
268 * 1) Phys
269 * 2) Resets
270 * 3) Clocks (through ahci_platform_disable_clks)
271 * 4) Regulator
272 */
273void ahci_platform_disable_resources(struct ahci_host_priv *hpriv)
274{
275 ahci_platform_disable_phys(hpriv);
276
277 reset_control_assert(hpriv->rsts);
278
279 ahci_platform_disable_clks(hpriv);
280
281 ahci_platform_disable_regulators(hpriv);
282}
283EXPORT_SYMBOL_GPL(ahci_platform_disable_resources);
284
285static void ahci_platform_put_resources(struct device *dev, void *res)
286{
287 struct ahci_host_priv *hpriv = res;
288 int c;
289
290 if (hpriv->got_runtime_pm) {
291 pm_runtime_put_sync(dev);
292 pm_runtime_disable(dev);
293 }
294
295 for (c = 0; c < AHCI_MAX_CLKS && hpriv->clks[c]; c++)
296 clk_put(hpriv->clks[c]);
297 /*
298 * The regulators are tied to child node device and not to the
299 * SATA device itself. So we can't use devm for automatically
300 * releasing them. We have to do it manually here.
301 */
302 for (c = 0; c < hpriv->nports; c++)
303 if (hpriv->target_pwrs && hpriv->target_pwrs[c])
304 regulator_put(hpriv->target_pwrs[c]);
305
306 kfree(hpriv->target_pwrs);
307}
308
309static int ahci_platform_get_phy(struct ahci_host_priv *hpriv, u32 port,
310 struct device *dev, struct device_node *node)
311{
312 int rc;
313
314 hpriv->phys[port] = devm_of_phy_get(dev, node, NULL);
315
316 if (!IS_ERR(hpriv->phys[port]))
317 return 0;
318
319 rc = PTR_ERR(hpriv->phys[port]);
320 switch (rc) {
321 case -ENOSYS:
322 /* No PHY support. Check if PHY is required. */
323 if (of_find_property(node, "phys", NULL)) {
324 dev_err(dev,
325 "couldn't get PHY in node %pOFn: ENOSYS\n",
326 node);
327 break;
328 }
329 fallthrough;
330 case -ENODEV:
331 /* continue normally */
332 hpriv->phys[port] = NULL;
333 rc = 0;
334 break;
335 case -EPROBE_DEFER:
336 /* Do not complain yet */
337 break;
338
339 default:
340 dev_err(dev,
341 "couldn't get PHY in node %pOFn: %d\n",
342 node, rc);
343
344 break;
345 }
346
347 return rc;
348}
349
350static int ahci_platform_get_regulator(struct ahci_host_priv *hpriv, u32 port,
351 struct device *dev)
352{
353 struct regulator *target_pwr;
354 int rc = 0;
355
356 target_pwr = regulator_get(dev, "target");
357
358 if (!IS_ERR(target_pwr))
359 hpriv->target_pwrs[port] = target_pwr;
360 else
361 rc = PTR_ERR(target_pwr);
362
363 return rc;
364}
365
366/**
367 * ahci_platform_get_resources - Get platform resources
368 * @pdev: platform device to get resources for
369 * @flags: bitmap representing the resource to get
370 *
371 * This function allocates an ahci_host_priv struct, and gets the following
372 * resources, storing a reference to them inside the returned struct:
373 *
374 * 1) mmio registers (IORESOURCE_MEM 0, mandatory)
375 * 2) regulator for controlling the targets power (optional)
376 * regulator for controlling the AHCI controller (optional)
377 * 3) 0 - AHCI_MAX_CLKS clocks, as specified in the devs devicetree node,
378 * or for non devicetree enabled platforms a single clock
379 * 4) resets, if flags has AHCI_PLATFORM_GET_RESETS (optional)
380 * 5) phys (optional)
381 *
382 * RETURNS:
383 * The allocated ahci_host_priv on success, otherwise an ERR_PTR value
384 */
385struct ahci_host_priv *ahci_platform_get_resources(struct platform_device *pdev,
386 unsigned int flags)
387{
388 struct device *dev = &pdev->dev;
389 struct ahci_host_priv *hpriv;
390 struct clk *clk;
391 struct device_node *child;
392 int i, enabled_ports = 0, rc = -ENOMEM, child_nodes;
393 u32 mask_port_map = 0;
394
395 if (!devres_open_group(dev, NULL, GFP_KERNEL))
396 return ERR_PTR(-ENOMEM);
397
398 hpriv = devres_alloc(ahci_platform_put_resources, sizeof(*hpriv),
399 GFP_KERNEL);
400 if (!hpriv)
401 goto err_out;
402
403 devres_add(dev, hpriv);
404
405 hpriv->mmio = devm_ioremap_resource(dev,
406 platform_get_resource(pdev, IORESOURCE_MEM, 0));
407 if (IS_ERR(hpriv->mmio)) {
408 rc = PTR_ERR(hpriv->mmio);
409 goto err_out;
410 }
411
412 for (i = 0; i < AHCI_MAX_CLKS; i++) {
413 /*
414 * For now we must use clk_get(dev, NULL) for the first clock,
415 * because some platforms (da850, spear13xx) are not yet
416 * converted to use devicetree for clocks. For new platforms
417 * this is equivalent to of_clk_get(dev->of_node, 0).
418 */
419 if (i == 0)
420 clk = clk_get(dev, NULL);
421 else
422 clk = of_clk_get(dev->of_node, i);
423
424 if (IS_ERR(clk)) {
425 rc = PTR_ERR(clk);
426 if (rc == -EPROBE_DEFER)
427 goto err_out;
428 break;
429 }
430 hpriv->clks[i] = clk;
431 }
432
433 hpriv->ahci_regulator = devm_regulator_get(dev, "ahci");
434 if (IS_ERR(hpriv->ahci_regulator)) {
435 rc = PTR_ERR(hpriv->ahci_regulator);
436 if (rc != 0)
437 goto err_out;
438 }
439
440 hpriv->phy_regulator = devm_regulator_get(dev, "phy");
441 if (IS_ERR(hpriv->phy_regulator)) {
442 rc = PTR_ERR(hpriv->phy_regulator);
443 if (rc == -EPROBE_DEFER)
444 goto err_out;
445 rc = 0;
446 hpriv->phy_regulator = NULL;
447 }
448
449 if (flags & AHCI_PLATFORM_GET_RESETS) {
450 hpriv->rsts = devm_reset_control_array_get_optional_shared(dev);
451 if (IS_ERR(hpriv->rsts)) {
452 rc = PTR_ERR(hpriv->rsts);
453 goto err_out;
454 }
455 }
456
457 hpriv->nports = child_nodes = of_get_child_count(dev->of_node);
458
459 /*
460 * If no sub-node was found, we still need to set nports to
461 * one in order to be able to use the
462 * ahci_platform_[en|dis]able_[phys|regulators] functions.
463 */
464 if (!child_nodes)
465 hpriv->nports = 1;
466
467 hpriv->phys = devm_kcalloc(dev, hpriv->nports, sizeof(*hpriv->phys), GFP_KERNEL);
468 if (!hpriv->phys) {
469 rc = -ENOMEM;
470 goto err_out;
471 }
472 /*
473 * We cannot use devm_ here, since ahci_platform_put_resources() uses
474 * target_pwrs after devm_ have freed memory
475 */
476 hpriv->target_pwrs = kcalloc(hpriv->nports, sizeof(*hpriv->target_pwrs), GFP_KERNEL);
477 if (!hpriv->target_pwrs) {
478 rc = -ENOMEM;
479 goto err_out;
480 }
481
482 if (child_nodes) {
483 for_each_child_of_node(dev->of_node, child) {
484 u32 port;
485 struct platform_device *port_dev __maybe_unused;
486
487 if (!of_device_is_available(child))
488 continue;
489
490 if (of_property_read_u32(child, "reg", &port)) {
491 rc = -EINVAL;
492 of_node_put(child);
493 goto err_out;
494 }
495
496 if (port >= hpriv->nports) {
497 dev_warn(dev, "invalid port number %d\n", port);
498 continue;
499 }
500 mask_port_map |= BIT(port);
501
502#ifdef CONFIG_OF_ADDRESS
503 of_platform_device_create(child, NULL, NULL);
504
505 port_dev = of_find_device_by_node(child);
506
507 if (port_dev) {
508 rc = ahci_platform_get_regulator(hpriv, port,
509 &port_dev->dev);
510 if (rc == -EPROBE_DEFER) {
511 of_node_put(child);
512 goto err_out;
513 }
514 }
515#endif
516
517 rc = ahci_platform_get_phy(hpriv, port, dev, child);
518 if (rc) {
519 of_node_put(child);
520 goto err_out;
521 }
522
523 enabled_ports++;
524 }
525 if (!enabled_ports) {
526 dev_warn(dev, "No port enabled\n");
527 rc = -ENODEV;
528 goto err_out;
529 }
530
531 if (!hpriv->mask_port_map)
532 hpriv->mask_port_map = mask_port_map;
533 } else {
534 /*
535 * If no sub-node was found, keep this for device tree
536 * compatibility
537 */
538 rc = ahci_platform_get_phy(hpriv, 0, dev, dev->of_node);
539 if (rc)
540 goto err_out;
541
542 rc = ahci_platform_get_regulator(hpriv, 0, dev);
543 if (rc == -EPROBE_DEFER)
544 goto err_out;
545 }
546 pm_runtime_enable(dev);
547 pm_runtime_get_sync(dev);
548 hpriv->got_runtime_pm = true;
549
550 devres_remove_group(dev, NULL);
551 return hpriv;
552
553err_out:
554 devres_release_group(dev, NULL);
555 return ERR_PTR(rc);
556}
557EXPORT_SYMBOL_GPL(ahci_platform_get_resources);
558
559/**
560 * ahci_platform_init_host - Bring up an ahci-platform host
561 * @pdev: platform device pointer for the host
562 * @hpriv: ahci-host private data for the host
563 * @pi_template: template for the ata_port_info to use
564 * @sht: scsi_host_template to use when registering
565 *
566 * This function does all the usual steps needed to bring up an
567 * ahci-platform host, note any necessary resources (ie clks, phys, etc.)
568 * must be initialized / enabled before calling this.
569 *
570 * RETURNS:
571 * 0 on success otherwise a negative error code
572 */
573int ahci_platform_init_host(struct platform_device *pdev,
574 struct ahci_host_priv *hpriv,
575 const struct ata_port_info *pi_template,
576 struct scsi_host_template *sht)
577{
578 struct device *dev = &pdev->dev;
579 struct ata_port_info pi = *pi_template;
580 const struct ata_port_info *ppi[] = { &pi, NULL };
581 struct ata_host *host;
582 int i, irq, n_ports, rc;
583
584 irq = platform_get_irq(pdev, 0);
585 if (irq <= 0) {
586 if (irq != -EPROBE_DEFER)
587 dev_err(dev, "no irq\n");
588 return irq;
589 }
590
591 hpriv->irq = irq;
592
593 /* prepare host */
594 pi.private_data = (void *)(unsigned long)hpriv->flags;
595
596 ahci_save_initial_config(dev, hpriv);
597
598 if (hpriv->cap & HOST_CAP_NCQ)
599 pi.flags |= ATA_FLAG_NCQ;
600
601 if (hpriv->cap & HOST_CAP_PMP)
602 pi.flags |= ATA_FLAG_PMP;
603
604 ahci_set_em_messages(hpriv, &pi);
605
606 /* CAP.NP sometimes indicate the index of the last enabled
607 * port, at other times, that of the last possible port, so
608 * determining the maximum port number requires looking at
609 * both CAP.NP and port_map.
610 */
611 n_ports = max(ahci_nr_ports(hpriv->cap), fls(hpriv->port_map));
612
613 host = ata_host_alloc_pinfo(dev, ppi, n_ports);
614 if (!host)
615 return -ENOMEM;
616
617 host->private_data = hpriv;
618
619 if (!(hpriv->cap & HOST_CAP_SSS) || ahci_ignore_sss)
620 host->flags |= ATA_HOST_PARALLEL_SCAN;
621 else
622 dev_info(dev, "SSS flag set, parallel bus scan disabled\n");
623
624 if (pi.flags & ATA_FLAG_EM)
625 ahci_reset_em(host);
626
627 for (i = 0; i < host->n_ports; i++) {
628 struct ata_port *ap = host->ports[i];
629
630 ata_port_desc(ap, "mmio %pR",
631 platform_get_resource(pdev, IORESOURCE_MEM, 0));
632 ata_port_desc(ap, "port 0x%x", 0x100 + ap->port_no * 0x80);
633
634 /* set enclosure management message type */
635 if (ap->flags & ATA_FLAG_EM)
636 ap->em_message_type = hpriv->em_msg_type;
637
638 /* disabled/not-implemented port */
639 if (!(hpriv->port_map & (1 << i)))
640 ap->ops = &ata_dummy_port_ops;
641 }
642
643 if (hpriv->cap & HOST_CAP_64) {
644 rc = dma_coerce_mask_and_coherent(dev, DMA_BIT_MASK(64));
645 if (rc) {
646 rc = dma_coerce_mask_and_coherent(dev,
647 DMA_BIT_MASK(32));
648 if (rc) {
649 dev_err(dev, "Failed to enable 64-bit DMA.\n");
650 return rc;
651 }
652 dev_warn(dev, "Enable 32-bit DMA instead of 64-bit.\n");
653 }
654 }
655
656 rc = ahci_reset_controller(host);
657 if (rc)
658 return rc;
659
660 ahci_init_controller(host);
661 ahci_print_info(host, "platform");
662
663 return ahci_host_activate(host, sht);
664}
665EXPORT_SYMBOL_GPL(ahci_platform_init_host);
666
667static void ahci_host_stop(struct ata_host *host)
668{
669 struct ahci_host_priv *hpriv = host->private_data;
670
671 ahci_platform_disable_resources(hpriv);
672}
673
674/**
675 * ahci_platform_shutdown - Disable interrupts and stop DMA for host ports
676 * @pdev: platform device pointer for the host
677 *
678 * This function is called during system shutdown and performs the minimal
679 * deconfiguration required to ensure that an ahci_platform host cannot
680 * corrupt or otherwise interfere with a new kernel being started with kexec.
681 */
682void ahci_platform_shutdown(struct platform_device *pdev)
683{
684 struct ata_host *host = platform_get_drvdata(pdev);
685 struct ahci_host_priv *hpriv = host->private_data;
686 void __iomem *mmio = hpriv->mmio;
687 int i;
688
689 for (i = 0; i < host->n_ports; i++) {
690 struct ata_port *ap = host->ports[i];
691
692 /* Disable port interrupts */
693 if (ap->ops->freeze)
694 ap->ops->freeze(ap);
695
696 /* Stop the port DMA engines */
697 if (ap->ops->port_stop)
698 ap->ops->port_stop(ap);
699 }
700
701 /* Disable and clear host interrupts */
702 writel(readl(mmio + HOST_CTL) & ~HOST_IRQ_EN, mmio + HOST_CTL);
703 readl(mmio + HOST_CTL); /* flush */
704 writel(GENMASK(host->n_ports, 0), mmio + HOST_IRQ_STAT);
705}
706EXPORT_SYMBOL_GPL(ahci_platform_shutdown);
707
708#ifdef CONFIG_PM_SLEEP
709/**
710 * ahci_platform_suspend_host - Suspend an ahci-platform host
711 * @dev: device pointer for the host
712 *
713 * This function does all the usual steps needed to suspend an
714 * ahci-platform host, note any necessary resources (ie clks, phys, etc.)
715 * must be disabled after calling this.
716 *
717 * RETURNS:
718 * 0 on success otherwise a negative error code
719 */
720int ahci_platform_suspend_host(struct device *dev)
721{
722 struct ata_host *host = dev_get_drvdata(dev);
723 struct ahci_host_priv *hpriv = host->private_data;
724 void __iomem *mmio = hpriv->mmio;
725 u32 ctl;
726
727 if (hpriv->flags & AHCI_HFLAG_NO_SUSPEND) {
728 dev_err(dev, "firmware update required for suspend/resume\n");
729 return -EIO;
730 }
731
732 /*
733 * AHCI spec rev1.1 section 8.3.3:
734 * Software must disable interrupts prior to requesting a
735 * transition of the HBA to D3 state.
736 */
737 ctl = readl(mmio + HOST_CTL);
738 ctl &= ~HOST_IRQ_EN;
739 writel(ctl, mmio + HOST_CTL);
740 readl(mmio + HOST_CTL); /* flush */
741
742 if (hpriv->flags & AHCI_HFLAG_SUSPEND_PHYS)
743 ahci_platform_disable_phys(hpriv);
744
745 return ata_host_suspend(host, PMSG_SUSPEND);
746}
747EXPORT_SYMBOL_GPL(ahci_platform_suspend_host);
748
749/**
750 * ahci_platform_resume_host - Resume an ahci-platform host
751 * @dev: device pointer for the host
752 *
753 * This function does all the usual steps needed to resume an ahci-platform
754 * host, note any necessary resources (ie clks, phys, etc.) must be
755 * initialized / enabled before calling this.
756 *
757 * RETURNS:
758 * 0 on success otherwise a negative error code
759 */
760int ahci_platform_resume_host(struct device *dev)
761{
762 struct ata_host *host = dev_get_drvdata(dev);
763 struct ahci_host_priv *hpriv = host->private_data;
764 int rc;
765
766 if (dev->power.power_state.event == PM_EVENT_SUSPEND) {
767 rc = ahci_reset_controller(host);
768 if (rc)
769 return rc;
770
771 ahci_init_controller(host);
772 }
773
774 if (hpriv->flags & AHCI_HFLAG_SUSPEND_PHYS)
775 ahci_platform_enable_phys(hpriv);
776
777 ata_host_resume(host);
778
779 return 0;
780}
781EXPORT_SYMBOL_GPL(ahci_platform_resume_host);
782
783/**
784 * ahci_platform_suspend - Suspend an ahci-platform device
785 * @dev: the platform device to suspend
786 *
787 * This function suspends the host associated with the device, followed by
788 * disabling all the resources of the device.
789 *
790 * RETURNS:
791 * 0 on success otherwise a negative error code
792 */
793int ahci_platform_suspend(struct device *dev)
794{
795 struct ata_host *host = dev_get_drvdata(dev);
796 struct ahci_host_priv *hpriv = host->private_data;
797 int rc;
798
799 rc = ahci_platform_suspend_host(dev);
800 if (rc)
801 return rc;
802
803 ahci_platform_disable_resources(hpriv);
804
805 return 0;
806}
807EXPORT_SYMBOL_GPL(ahci_platform_suspend);
808
809/**
810 * ahci_platform_resume - Resume an ahci-platform device
811 * @dev: the platform device to resume
812 *
813 * This function enables all the resources of the device followed by
814 * resuming the host associated with the device.
815 *
816 * RETURNS:
817 * 0 on success otherwise a negative error code
818 */
819int ahci_platform_resume(struct device *dev)
820{
821 struct ata_host *host = dev_get_drvdata(dev);
822 struct ahci_host_priv *hpriv = host->private_data;
823 int rc;
824
825 rc = ahci_platform_enable_resources(hpriv);
826 if (rc)
827 return rc;
828
829 rc = ahci_platform_resume_host(dev);
830 if (rc)
831 goto disable_resources;
832
833 /* We resumed so update PM runtime state */
834 pm_runtime_disable(dev);
835 pm_runtime_set_active(dev);
836 pm_runtime_enable(dev);
837
838 return 0;
839
840disable_resources:
841 ahci_platform_disable_resources(hpriv);
842
843 return rc;
844}
845EXPORT_SYMBOL_GPL(ahci_platform_resume);
846#endif
847
848MODULE_DESCRIPTION("AHCI SATA platform library");
849MODULE_AUTHOR("Anton Vorontsov <avorontsov@ru.mvista.com>");
850MODULE_LICENSE("GPL");
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * AHCI SATA platform library
4 *
5 * Copyright 2004-2005 Red Hat, Inc.
6 * Jeff Garzik <jgarzik@pobox.com>
7 * Copyright 2010 MontaVista Software, LLC.
8 * Anton Vorontsov <avorontsov@ru.mvista.com>
9 */
10
11#include <linux/clk.h>
12#include <linux/kernel.h>
13#include <linux/gfp.h>
14#include <linux/module.h>
15#include <linux/pm.h>
16#include <linux/interrupt.h>
17#include <linux/device.h>
18#include <linux/platform_device.h>
19#include <linux/libata.h>
20#include <linux/ahci_platform.h>
21#include <linux/phy/phy.h>
22#include <linux/pm_runtime.h>
23#include <linux/of.h>
24#include <linux/of_platform.h>
25#include <linux/reset.h>
26#include "ahci.h"
27
28static void ahci_host_stop(struct ata_host *host);
29
30struct ata_port_operations ahci_platform_ops = {
31 .inherits = &ahci_ops,
32 .host_stop = ahci_host_stop,
33};
34EXPORT_SYMBOL_GPL(ahci_platform_ops);
35
36/**
37 * ahci_platform_enable_phys - Enable PHYs
38 * @hpriv: host private area to store config values
39 *
40 * This function enables all the PHYs found in hpriv->phys, if any.
41 * If a PHY fails to be enabled, it disables all the PHYs already
42 * enabled in reverse order and returns an error.
43 *
44 * RETURNS:
45 * 0 on success otherwise a negative error code
46 */
47int ahci_platform_enable_phys(struct ahci_host_priv *hpriv)
48{
49 int rc, i;
50
51 for (i = 0; i < hpriv->nports; i++) {
52 rc = phy_init(hpriv->phys[i]);
53 if (rc)
54 goto disable_phys;
55
56 rc = phy_set_mode(hpriv->phys[i], PHY_MODE_SATA);
57 if (rc) {
58 phy_exit(hpriv->phys[i]);
59 goto disable_phys;
60 }
61
62 rc = phy_power_on(hpriv->phys[i]);
63 if (rc) {
64 phy_exit(hpriv->phys[i]);
65 goto disable_phys;
66 }
67 }
68
69 return 0;
70
71disable_phys:
72 while (--i >= 0) {
73 phy_power_off(hpriv->phys[i]);
74 phy_exit(hpriv->phys[i]);
75 }
76 return rc;
77}
78EXPORT_SYMBOL_GPL(ahci_platform_enable_phys);
79
80/**
81 * ahci_platform_disable_phys - Disable PHYs
82 * @hpriv: host private area to store config values
83 *
84 * This function disables all PHYs found in hpriv->phys.
85 */
86void ahci_platform_disable_phys(struct ahci_host_priv *hpriv)
87{
88 int i;
89
90 for (i = 0; i < hpriv->nports; i++) {
91 phy_power_off(hpriv->phys[i]);
92 phy_exit(hpriv->phys[i]);
93 }
94}
95EXPORT_SYMBOL_GPL(ahci_platform_disable_phys);
96
97/**
98 * ahci_platform_find_clk - Find platform clock
99 * @hpriv: host private area to store config values
100 * @con_id: clock connection ID
101 *
102 * This function returns a pointer to the clock descriptor of the clock with
103 * the passed ID.
104 *
105 * RETURNS:
106 * Pointer to the clock descriptor on success otherwise NULL
107 */
108struct clk *ahci_platform_find_clk(struct ahci_host_priv *hpriv, const char *con_id)
109{
110 int i;
111
112 for (i = 0; i < hpriv->n_clks; i++) {
113 if (hpriv->clks[i].id && !strcmp(hpriv->clks[i].id, con_id))
114 return hpriv->clks[i].clk;
115 }
116
117 return NULL;
118}
119EXPORT_SYMBOL_GPL(ahci_platform_find_clk);
120
121/**
122 * ahci_platform_enable_clks - Enable platform clocks
123 * @hpriv: host private area to store config values
124 *
125 * This function enables all the clks found for the AHCI device.
126 *
127 * RETURNS:
128 * 0 on success otherwise a negative error code
129 */
130int ahci_platform_enable_clks(struct ahci_host_priv *hpriv)
131{
132 return clk_bulk_prepare_enable(hpriv->n_clks, hpriv->clks);
133}
134EXPORT_SYMBOL_GPL(ahci_platform_enable_clks);
135
136/**
137 * ahci_platform_disable_clks - Disable platform clocks
138 * @hpriv: host private area to store config values
139 *
140 * This function disables all the clocks enabled before
141 * (bulk-clocks-disable function is supposed to do that in reverse
142 * from the enabling procedure order).
143 */
144void ahci_platform_disable_clks(struct ahci_host_priv *hpriv)
145{
146 clk_bulk_disable_unprepare(hpriv->n_clks, hpriv->clks);
147}
148EXPORT_SYMBOL_GPL(ahci_platform_disable_clks);
149
150/**
151 * ahci_platform_deassert_rsts - Deassert/trigger platform resets
152 * @hpriv: host private area to store config values
153 *
154 * This function deasserts or triggers all the reset lines found for
155 * the AHCI device.
156 *
157 * RETURNS:
158 * 0 on success otherwise a negative error code
159 */
160int ahci_platform_deassert_rsts(struct ahci_host_priv *hpriv)
161{
162 if (hpriv->f_rsts & AHCI_PLATFORM_RST_TRIGGER)
163 return reset_control_reset(hpriv->rsts);
164
165 return reset_control_deassert(hpriv->rsts);
166}
167EXPORT_SYMBOL_GPL(ahci_platform_deassert_rsts);
168
169/**
170 * ahci_platform_assert_rsts - Assert/rearm platform resets
171 * @hpriv: host private area to store config values
172 *
173 * This function asserts or rearms (for self-deasserting resets) all
174 * the reset controls found for the AHCI device.
175 *
176 * RETURNS:
177 * 0 on success otherwise a negative error code
178 */
179int ahci_platform_assert_rsts(struct ahci_host_priv *hpriv)
180{
181 if (hpriv->f_rsts & AHCI_PLATFORM_RST_TRIGGER)
182 return reset_control_rearm(hpriv->rsts);
183
184 return reset_control_assert(hpriv->rsts);
185}
186EXPORT_SYMBOL_GPL(ahci_platform_assert_rsts);
187
188/**
189 * ahci_platform_enable_regulators - Enable regulators
190 * @hpriv: host private area to store config values
191 *
192 * This function enables all the regulators found in controller and
193 * hpriv->target_pwrs, if any. If a regulator fails to be enabled, it
194 * disables all the regulators already enabled in reverse order and
195 * returns an error.
196 *
197 * RETURNS:
198 * 0 on success otherwise a negative error code
199 */
200int ahci_platform_enable_regulators(struct ahci_host_priv *hpriv)
201{
202 int rc, i;
203
204 rc = regulator_enable(hpriv->ahci_regulator);
205 if (rc)
206 return rc;
207
208 rc = regulator_enable(hpriv->phy_regulator);
209 if (rc)
210 goto disable_ahci_pwrs;
211
212 for (i = 0; i < hpriv->nports; i++) {
213 if (!hpriv->target_pwrs[i])
214 continue;
215
216 rc = regulator_enable(hpriv->target_pwrs[i]);
217 if (rc)
218 goto disable_target_pwrs;
219 }
220
221 return 0;
222
223disable_target_pwrs:
224 while (--i >= 0)
225 if (hpriv->target_pwrs[i])
226 regulator_disable(hpriv->target_pwrs[i]);
227
228 regulator_disable(hpriv->phy_regulator);
229disable_ahci_pwrs:
230 regulator_disable(hpriv->ahci_regulator);
231 return rc;
232}
233EXPORT_SYMBOL_GPL(ahci_platform_enable_regulators);
234
235/**
236 * ahci_platform_disable_regulators - Disable regulators
237 * @hpriv: host private area to store config values
238 *
239 * This function disables all regulators found in hpriv->target_pwrs and
240 * AHCI controller.
241 */
242void ahci_platform_disable_regulators(struct ahci_host_priv *hpriv)
243{
244 int i;
245
246 for (i = 0; i < hpriv->nports; i++) {
247 if (!hpriv->target_pwrs[i])
248 continue;
249 regulator_disable(hpriv->target_pwrs[i]);
250 }
251
252 regulator_disable(hpriv->ahci_regulator);
253 regulator_disable(hpriv->phy_regulator);
254}
255EXPORT_SYMBOL_GPL(ahci_platform_disable_regulators);
256/**
257 * ahci_platform_enable_resources - Enable platform resources
258 * @hpriv: host private area to store config values
259 *
260 * This function enables all ahci_platform managed resources in the
261 * following order:
262 * 1) Regulator
263 * 2) Clocks (through ahci_platform_enable_clks)
264 * 3) Resets
265 * 4) Phys
266 *
267 * If resource enabling fails at any point the previous enabled resources
268 * are disabled in reverse order.
269 *
270 * RETURNS:
271 * 0 on success otherwise a negative error code
272 */
273int ahci_platform_enable_resources(struct ahci_host_priv *hpriv)
274{
275 int rc;
276
277 rc = ahci_platform_enable_regulators(hpriv);
278 if (rc)
279 return rc;
280
281 rc = ahci_platform_enable_clks(hpriv);
282 if (rc)
283 goto disable_regulator;
284
285 rc = ahci_platform_deassert_rsts(hpriv);
286 if (rc)
287 goto disable_clks;
288
289 rc = ahci_platform_enable_phys(hpriv);
290 if (rc)
291 goto disable_rsts;
292
293 return 0;
294
295disable_rsts:
296 ahci_platform_assert_rsts(hpriv);
297
298disable_clks:
299 ahci_platform_disable_clks(hpriv);
300
301disable_regulator:
302 ahci_platform_disable_regulators(hpriv);
303
304 return rc;
305}
306EXPORT_SYMBOL_GPL(ahci_platform_enable_resources);
307
308/**
309 * ahci_platform_disable_resources - Disable platform resources
310 * @hpriv: host private area to store config values
311 *
312 * This function disables all ahci_platform managed resources in the
313 * following order:
314 * 1) Phys
315 * 2) Resets
316 * 3) Clocks (through ahci_platform_disable_clks)
317 * 4) Regulator
318 */
319void ahci_platform_disable_resources(struct ahci_host_priv *hpriv)
320{
321 ahci_platform_disable_phys(hpriv);
322
323 ahci_platform_assert_rsts(hpriv);
324
325 ahci_platform_disable_clks(hpriv);
326
327 ahci_platform_disable_regulators(hpriv);
328}
329EXPORT_SYMBOL_GPL(ahci_platform_disable_resources);
330
331static void ahci_platform_put_resources(struct device *dev, void *res)
332{
333 struct ahci_host_priv *hpriv = res;
334 int c;
335
336 if (hpriv->got_runtime_pm) {
337 pm_runtime_put_sync(dev);
338 pm_runtime_disable(dev);
339 }
340
341 /*
342 * The regulators are tied to child node device and not to the
343 * SATA device itself. So we can't use devm for automatically
344 * releasing them. We have to do it manually here.
345 */
346 for (c = 0; c < hpriv->nports; c++)
347 if (hpriv->target_pwrs && hpriv->target_pwrs[c])
348 regulator_put(hpriv->target_pwrs[c]);
349
350 kfree(hpriv->target_pwrs);
351}
352
353static int ahci_platform_get_phy(struct ahci_host_priv *hpriv, u32 port,
354 struct device *dev, struct device_node *node)
355{
356 int rc;
357
358 hpriv->phys[port] = devm_of_phy_get(dev, node, NULL);
359
360 if (!IS_ERR(hpriv->phys[port]))
361 return 0;
362
363 rc = PTR_ERR(hpriv->phys[port]);
364 switch (rc) {
365 case -ENOSYS:
366 /* No PHY support. Check if PHY is required. */
367 if (of_property_present(node, "phys")) {
368 dev_err(dev,
369 "couldn't get PHY in node %pOFn: ENOSYS\n",
370 node);
371 break;
372 }
373 fallthrough;
374 case -ENODEV:
375 /* continue normally */
376 hpriv->phys[port] = NULL;
377 rc = 0;
378 break;
379 case -EPROBE_DEFER:
380 /* Do not complain yet */
381 break;
382
383 default:
384 dev_err(dev,
385 "couldn't get PHY in node %pOFn: %d\n",
386 node, rc);
387
388 break;
389 }
390
391 return rc;
392}
393
394static int ahci_platform_get_regulator(struct ahci_host_priv *hpriv, u32 port,
395 struct device *dev)
396{
397 struct regulator *target_pwr;
398 int rc = 0;
399
400 target_pwr = regulator_get(dev, "target");
401
402 if (!IS_ERR(target_pwr))
403 hpriv->target_pwrs[port] = target_pwr;
404 else
405 rc = PTR_ERR(target_pwr);
406
407 return rc;
408}
409
410static int ahci_platform_get_firmware(struct ahci_host_priv *hpriv,
411 struct device *dev)
412{
413 u32 port;
414
415 if (!of_property_read_u32(dev->of_node, "hba-cap", &hpriv->saved_cap))
416 hpriv->saved_cap &= (HOST_CAP_SSS | HOST_CAP_MPS);
417
418 of_property_read_u32(dev->of_node,
419 "ports-implemented", &hpriv->saved_port_map);
420
421 for_each_child_of_node_scoped(dev->of_node, child) {
422 if (!of_device_is_available(child))
423 continue;
424
425 if (of_property_read_u32(child, "reg", &port))
426 return -EINVAL;
427
428 if (!of_property_read_u32(child, "hba-port-cap", &hpriv->saved_port_cap[port]))
429 hpriv->saved_port_cap[port] &= PORT_CMD_CAP;
430 }
431
432 return 0;
433}
434
435/**
436 * ahci_platform_get_resources - Get platform resources
437 * @pdev: platform device to get resources for
438 * @flags: bitmap representing the resource to get
439 *
440 * This function allocates an ahci_host_priv struct, and gets the following
441 * resources, storing a reference to them inside the returned struct:
442 *
443 * 1) mmio registers (IORESOURCE_MEM 0, mandatory)
444 * 2) regulator for controlling the targets power (optional)
445 * regulator for controlling the AHCI controller (optional)
446 * 3) all clocks specified in the devicetree node, or a single
447 * clock for non-OF platforms (optional)
448 * 4) resets, if flags has AHCI_PLATFORM_GET_RESETS (optional)
449 * 5) phys (optional)
450 *
451 * RETURNS:
452 * The allocated ahci_host_priv on success, otherwise an ERR_PTR value
453 */
454struct ahci_host_priv *ahci_platform_get_resources(struct platform_device *pdev,
455 unsigned int flags)
456{
457 int child_nodes, rc = -ENOMEM, enabled_ports = 0;
458 struct device *dev = &pdev->dev;
459 struct ahci_host_priv *hpriv;
460 u32 mask_port_map = 0;
461
462 if (!devres_open_group(dev, NULL, GFP_KERNEL))
463 return ERR_PTR(-ENOMEM);
464
465 hpriv = devres_alloc(ahci_platform_put_resources, sizeof(*hpriv),
466 GFP_KERNEL);
467 if (!hpriv)
468 goto err_out;
469
470 devres_add(dev, hpriv);
471
472 /*
473 * If the DT provided an "ahci" named resource, use it. Otherwise,
474 * fallback to using the default first resource for the device node.
475 */
476 if (platform_get_resource_byname(pdev, IORESOURCE_MEM, "ahci"))
477 hpriv->mmio = devm_platform_ioremap_resource_byname(pdev, "ahci");
478 else
479 hpriv->mmio = devm_platform_ioremap_resource(pdev, 0);
480 if (IS_ERR(hpriv->mmio)) {
481 rc = PTR_ERR(hpriv->mmio);
482 goto err_out;
483 }
484
485 /*
486 * Bulk clocks getting procedure can fail to find any clock due to
487 * running on a non-OF platform or due to the clocks being defined in
488 * bypass of the DT firmware (like da850, spear13xx). In that case we
489 * fallback to getting a single clock source right from the dev clocks
490 * list.
491 */
492 rc = devm_clk_bulk_get_all(dev, &hpriv->clks);
493 if (rc < 0)
494 goto err_out;
495
496 if (rc > 0) {
497 /* Got clocks in bulk */
498 hpriv->n_clks = rc;
499 } else {
500 /*
501 * No clock bulk found: fallback to manually getting
502 * the optional clock.
503 */
504 hpriv->clks = devm_kzalloc(dev, sizeof(*hpriv->clks), GFP_KERNEL);
505 if (!hpriv->clks) {
506 rc = -ENOMEM;
507 goto err_out;
508 }
509 hpriv->clks->clk = devm_clk_get_optional(dev, NULL);
510 if (IS_ERR(hpriv->clks->clk)) {
511 rc = PTR_ERR(hpriv->clks->clk);
512 goto err_out;
513 } else if (hpriv->clks->clk) {
514 hpriv->clks->id = "ahci";
515 hpriv->n_clks = 1;
516 }
517 }
518
519 hpriv->ahci_regulator = devm_regulator_get(dev, "ahci");
520 if (IS_ERR(hpriv->ahci_regulator)) {
521 rc = PTR_ERR(hpriv->ahci_regulator);
522 if (rc != 0)
523 goto err_out;
524 }
525
526 hpriv->phy_regulator = devm_regulator_get(dev, "phy");
527 if (IS_ERR(hpriv->phy_regulator)) {
528 rc = PTR_ERR(hpriv->phy_regulator);
529 goto err_out;
530 }
531
532 if (flags & AHCI_PLATFORM_GET_RESETS) {
533 hpriv->rsts = devm_reset_control_array_get_optional_shared(dev);
534 if (IS_ERR(hpriv->rsts)) {
535 rc = PTR_ERR(hpriv->rsts);
536 goto err_out;
537 }
538
539 hpriv->f_rsts = flags & AHCI_PLATFORM_RST_TRIGGER;
540 }
541
542 /*
543 * Too many sub-nodes most likely means having something wrong with
544 * the firmware.
545 */
546 child_nodes = of_get_child_count(dev->of_node);
547 if (child_nodes > AHCI_MAX_PORTS) {
548 rc = -EINVAL;
549 goto err_out;
550 }
551
552 /*
553 * If no sub-node was found, we still need to set nports to
554 * one in order to be able to use the
555 * ahci_platform_[en|dis]able_[phys|regulators] functions.
556 */
557 if (child_nodes)
558 hpriv->nports = child_nodes;
559 else
560 hpriv->nports = 1;
561
562 hpriv->phys = devm_kcalloc(dev, hpriv->nports, sizeof(*hpriv->phys), GFP_KERNEL);
563 if (!hpriv->phys) {
564 rc = -ENOMEM;
565 goto err_out;
566 }
567 /*
568 * We cannot use devm_ here, since ahci_platform_put_resources() uses
569 * target_pwrs after devm_ have freed memory
570 */
571 hpriv->target_pwrs = kcalloc(hpriv->nports, sizeof(*hpriv->target_pwrs), GFP_KERNEL);
572 if (!hpriv->target_pwrs) {
573 rc = -ENOMEM;
574 goto err_out;
575 }
576
577 if (child_nodes) {
578 for_each_child_of_node_scoped(dev->of_node, child) {
579 u32 port;
580 struct platform_device *port_dev __maybe_unused;
581
582 if (!of_device_is_available(child))
583 continue;
584
585 if (of_property_read_u32(child, "reg", &port)) {
586 rc = -EINVAL;
587 goto err_out;
588 }
589
590 if (port >= hpriv->nports) {
591 dev_warn(dev, "invalid port number %d\n", port);
592 continue;
593 }
594 mask_port_map |= BIT(port);
595
596#ifdef CONFIG_OF_ADDRESS
597 of_platform_device_create(child, NULL, NULL);
598
599 port_dev = of_find_device_by_node(child);
600
601 if (port_dev) {
602 rc = ahci_platform_get_regulator(hpriv, port,
603 &port_dev->dev);
604 if (rc == -EPROBE_DEFER)
605 goto err_out;
606 }
607#endif
608
609 rc = ahci_platform_get_phy(hpriv, port, dev, child);
610 if (rc)
611 goto err_out;
612
613 enabled_ports++;
614 }
615 if (!enabled_ports) {
616 dev_warn(dev, "No port enabled\n");
617 rc = -ENODEV;
618 goto err_out;
619 }
620
621 if (!hpriv->mask_port_map)
622 hpriv->mask_port_map = mask_port_map;
623 } else {
624 /*
625 * If no sub-node was found, keep this for device tree
626 * compatibility
627 */
628 rc = ahci_platform_get_phy(hpriv, 0, dev, dev->of_node);
629 if (rc)
630 goto err_out;
631
632 rc = ahci_platform_get_regulator(hpriv, 0, dev);
633 if (rc == -EPROBE_DEFER)
634 goto err_out;
635 }
636
637 /*
638 * Retrieve firmware-specific flags which then will be used to set
639 * the HW-init fields of HBA and its ports
640 */
641 rc = ahci_platform_get_firmware(hpriv, dev);
642 if (rc)
643 goto err_out;
644
645 pm_runtime_enable(dev);
646 pm_runtime_get_sync(dev);
647 hpriv->got_runtime_pm = true;
648
649 devres_remove_group(dev, NULL);
650 return hpriv;
651
652err_out:
653 devres_release_group(dev, NULL);
654 return ERR_PTR(rc);
655}
656EXPORT_SYMBOL_GPL(ahci_platform_get_resources);
657
658/**
659 * ahci_platform_init_host - Bring up an ahci-platform host
660 * @pdev: platform device pointer for the host
661 * @hpriv: ahci-host private data for the host
662 * @pi_template: template for the ata_port_info to use
663 * @sht: scsi_host_template to use when registering
664 *
665 * This function does all the usual steps needed to bring up an
666 * ahci-platform host, note any necessary resources (ie clks, phys, etc.)
667 * must be initialized / enabled before calling this.
668 *
669 * RETURNS:
670 * 0 on success otherwise a negative error code
671 */
672int ahci_platform_init_host(struct platform_device *pdev,
673 struct ahci_host_priv *hpriv,
674 const struct ata_port_info *pi_template,
675 const struct scsi_host_template *sht)
676{
677 struct device *dev = &pdev->dev;
678 struct ata_port_info pi = *pi_template;
679 const struct ata_port_info *ppi[] = { &pi, NULL };
680 struct ata_host *host;
681 int i, irq, n_ports, rc;
682
683 irq = platform_get_irq(pdev, 0);
684 if (irq < 0)
685 return irq;
686 if (!irq)
687 return -EINVAL;
688
689 hpriv->irq = irq;
690
691 /* prepare host */
692 pi.private_data = (void *)(unsigned long)hpriv->flags;
693
694 ahci_save_initial_config(dev, hpriv);
695
696 if (hpriv->cap & HOST_CAP_NCQ)
697 pi.flags |= ATA_FLAG_NCQ;
698
699 if (hpriv->cap & HOST_CAP_PMP)
700 pi.flags |= ATA_FLAG_PMP;
701
702 ahci_set_em_messages(hpriv, &pi);
703
704 /* CAP.NP sometimes indicate the index of the last enabled
705 * port, at other times, that of the last possible port, so
706 * determining the maximum port number requires looking at
707 * both CAP.NP and port_map.
708 */
709 n_ports = max(ahci_nr_ports(hpriv->cap), fls(hpriv->port_map));
710
711 host = ata_host_alloc_pinfo(dev, ppi, n_ports);
712 if (!host)
713 return -ENOMEM;
714
715 host->private_data = hpriv;
716
717 if (!(hpriv->cap & HOST_CAP_SSS) || ahci_ignore_sss)
718 host->flags |= ATA_HOST_PARALLEL_SCAN;
719 else
720 dev_info(dev, "SSS flag set, parallel bus scan disabled\n");
721
722 if (pi.flags & ATA_FLAG_EM)
723 ahci_reset_em(host);
724
725 for (i = 0; i < host->n_ports; i++) {
726 struct ata_port *ap = host->ports[i];
727
728 ata_port_desc(ap, "mmio %pR",
729 platform_get_resource(pdev, IORESOURCE_MEM, 0));
730 ata_port_desc(ap, "port 0x%x", 0x100 + ap->port_no * 0x80);
731
732 /* set enclosure management message type */
733 if (ap->flags & ATA_FLAG_EM)
734 ap->em_message_type = hpriv->em_msg_type;
735
736 /* disabled/not-implemented port */
737 if (!(hpriv->port_map & (1 << i)))
738 ap->ops = &ata_dummy_port_ops;
739 }
740
741 if (hpriv->cap & HOST_CAP_64) {
742 rc = dma_coerce_mask_and_coherent(dev, DMA_BIT_MASK(64));
743 if (rc) {
744 dev_err(dev, "Failed to enable 64-bit DMA.\n");
745 return rc;
746 }
747 }
748
749 rc = ahci_reset_controller(host);
750 if (rc)
751 return rc;
752
753 ahci_init_controller(host);
754 ahci_print_info(host, "platform");
755
756 return ahci_host_activate(host, sht);
757}
758EXPORT_SYMBOL_GPL(ahci_platform_init_host);
759
760static void ahci_host_stop(struct ata_host *host)
761{
762 struct ahci_host_priv *hpriv = host->private_data;
763
764 ahci_platform_disable_resources(hpriv);
765}
766
767/**
768 * ahci_platform_shutdown - Disable interrupts and stop DMA for host ports
769 * @pdev: platform device pointer for the host
770 *
771 * This function is called during system shutdown and performs the minimal
772 * deconfiguration required to ensure that an ahci_platform host cannot
773 * corrupt or otherwise interfere with a new kernel being started with kexec.
774 */
775void ahci_platform_shutdown(struct platform_device *pdev)
776{
777 struct ata_host *host = platform_get_drvdata(pdev);
778 struct ahci_host_priv *hpriv = host->private_data;
779 void __iomem *mmio = hpriv->mmio;
780 int i;
781
782 for (i = 0; i < host->n_ports; i++) {
783 struct ata_port *ap = host->ports[i];
784
785 /* Disable port interrupts */
786 if (ap->ops->freeze)
787 ap->ops->freeze(ap);
788
789 /* Stop the port DMA engines */
790 if (ap->ops->port_stop)
791 ap->ops->port_stop(ap);
792 }
793
794 /* Disable and clear host interrupts */
795 writel(readl(mmio + HOST_CTL) & ~HOST_IRQ_EN, mmio + HOST_CTL);
796 readl(mmio + HOST_CTL); /* flush */
797 writel(GENMASK(host->n_ports, 0), mmio + HOST_IRQ_STAT);
798}
799EXPORT_SYMBOL_GPL(ahci_platform_shutdown);
800
801#ifdef CONFIG_PM_SLEEP
802/**
803 * ahci_platform_suspend_host - Suspend an ahci-platform host
804 * @dev: device pointer for the host
805 *
806 * This function does all the usual steps needed to suspend an
807 * ahci-platform host, note any necessary resources (ie clks, phys, etc.)
808 * must be disabled after calling this.
809 *
810 * RETURNS:
811 * 0 on success otherwise a negative error code
812 */
813int ahci_platform_suspend_host(struct device *dev)
814{
815 struct ata_host *host = dev_get_drvdata(dev);
816 struct ahci_host_priv *hpriv = host->private_data;
817 void __iomem *mmio = hpriv->mmio;
818 u32 ctl;
819
820 if (hpriv->flags & AHCI_HFLAG_NO_SUSPEND) {
821 dev_err(dev, "firmware update required for suspend/resume\n");
822 return -EIO;
823 }
824
825 /*
826 * AHCI spec rev1.1 section 8.3.3:
827 * Software must disable interrupts prior to requesting a
828 * transition of the HBA to D3 state.
829 */
830 ctl = readl(mmio + HOST_CTL);
831 ctl &= ~HOST_IRQ_EN;
832 writel(ctl, mmio + HOST_CTL);
833 readl(mmio + HOST_CTL); /* flush */
834
835 if (hpriv->flags & AHCI_HFLAG_SUSPEND_PHYS)
836 ahci_platform_disable_phys(hpriv);
837
838 ata_host_suspend(host, PMSG_SUSPEND);
839 return 0;
840}
841EXPORT_SYMBOL_GPL(ahci_platform_suspend_host);
842
843/**
844 * ahci_platform_resume_host - Resume an ahci-platform host
845 * @dev: device pointer for the host
846 *
847 * This function does all the usual steps needed to resume an ahci-platform
848 * host, note any necessary resources (ie clks, phys, etc.) must be
849 * initialized / enabled before calling this.
850 *
851 * RETURNS:
852 * 0 on success otherwise a negative error code
853 */
854int ahci_platform_resume_host(struct device *dev)
855{
856 struct ata_host *host = dev_get_drvdata(dev);
857 struct ahci_host_priv *hpriv = host->private_data;
858 int rc;
859
860 if (dev->power.power_state.event == PM_EVENT_SUSPEND) {
861 rc = ahci_reset_controller(host);
862 if (rc)
863 return rc;
864
865 ahci_init_controller(host);
866 }
867
868 if (hpriv->flags & AHCI_HFLAG_SUSPEND_PHYS)
869 ahci_platform_enable_phys(hpriv);
870
871 ata_host_resume(host);
872
873 return 0;
874}
875EXPORT_SYMBOL_GPL(ahci_platform_resume_host);
876
877/**
878 * ahci_platform_suspend - Suspend an ahci-platform device
879 * @dev: the platform device to suspend
880 *
881 * This function suspends the host associated with the device, followed by
882 * disabling all the resources of the device.
883 *
884 * RETURNS:
885 * 0 on success otherwise a negative error code
886 */
887int ahci_platform_suspend(struct device *dev)
888{
889 struct ata_host *host = dev_get_drvdata(dev);
890 struct ahci_host_priv *hpriv = host->private_data;
891 int rc;
892
893 rc = ahci_platform_suspend_host(dev);
894 if (rc)
895 return rc;
896
897 ahci_platform_disable_resources(hpriv);
898
899 return 0;
900}
901EXPORT_SYMBOL_GPL(ahci_platform_suspend);
902
903/**
904 * ahci_platform_resume - Resume an ahci-platform device
905 * @dev: the platform device to resume
906 *
907 * This function enables all the resources of the device followed by
908 * resuming the host associated with the device.
909 *
910 * RETURNS:
911 * 0 on success otherwise a negative error code
912 */
913int ahci_platform_resume(struct device *dev)
914{
915 struct ata_host *host = dev_get_drvdata(dev);
916 struct ahci_host_priv *hpriv = host->private_data;
917 int rc;
918
919 rc = ahci_platform_enable_resources(hpriv);
920 if (rc)
921 return rc;
922
923 rc = ahci_platform_resume_host(dev);
924 if (rc)
925 goto disable_resources;
926
927 /* We resumed so update PM runtime state */
928 pm_runtime_disable(dev);
929 pm_runtime_set_active(dev);
930 pm_runtime_enable(dev);
931
932 return 0;
933
934disable_resources:
935 ahci_platform_disable_resources(hpriv);
936
937 return rc;
938}
939EXPORT_SYMBOL_GPL(ahci_platform_resume);
940#endif
941
942MODULE_DESCRIPTION("AHCI SATA platform library");
943MODULE_AUTHOR("Anton Vorontsov <avorontsov@ru.mvista.com>");
944MODULE_LICENSE("GPL");