Linux Audio

Check our new training course

Loading...
v5.9
  1// SPDX-License-Identifier: GPL-2.0-only
  2/*
  3 * Dallas DS1302 RTC Support
  4 *
  5 *  Copyright (C) 2002 David McCullough
  6 *  Copyright (C) 2003 - 2007 Paul Mundt
  7 */
  8
  9#include <linux/bcd.h>
 10#include <linux/init.h>
 11#include <linux/io.h>
 12#include <linux/kernel.h>
 13#include <linux/module.h>
 14#include <linux/of.h>
 15#include <linux/rtc.h>
 16#include <linux/spi/spi.h>
 17
 
 
 18#define	RTC_CMD_READ	0x81		/* Read command */
 19#define	RTC_CMD_WRITE	0x80		/* Write command */
 20
 21#define	RTC_CMD_WRITE_ENABLE	0x00		/* Write enable */
 22#define	RTC_CMD_WRITE_DISABLE	0x80		/* Write disable */
 23
 24#define RTC_ADDR_RAM0	0x20		/* Address of RAM0 */
 25#define RTC_ADDR_TCR	0x08		/* Address of trickle charge register */
 26#define RTC_CLCK_BURST	0x1F		/* Address of clock burst */
 27#define	RTC_CLCK_LEN	0x08		/* Size of clock burst */
 28#define	RTC_ADDR_CTRL	0x07		/* Address of control register */
 29#define	RTC_ADDR_YEAR	0x06		/* Address of year register */
 30#define	RTC_ADDR_DAY	0x05		/* Address of day of week register */
 31#define	RTC_ADDR_MON	0x04		/* Address of month register */
 32#define	RTC_ADDR_DATE	0x03		/* Address of day of month register */
 33#define	RTC_ADDR_HOUR	0x02		/* Address of hour register */
 34#define	RTC_ADDR_MIN	0x01		/* Address of minute register */
 35#define	RTC_ADDR_SEC	0x00		/* Address of second register */
 36
 37static int ds1302_rtc_set_time(struct device *dev, struct rtc_time *time)
 38{
 39	struct spi_device	*spi = dev_get_drvdata(dev);
 40	u8		buf[1 + RTC_CLCK_LEN];
 41	u8		*bp;
 42	int		status;
 43
 44	/* Enable writing */
 45	bp = buf;
 46	*bp++ = RTC_ADDR_CTRL << 1 | RTC_CMD_WRITE;
 47	*bp++ = RTC_CMD_WRITE_ENABLE;
 48
 49	status = spi_write_then_read(spi, buf, 2,
 50			NULL, 0);
 51	if (status)
 52		return status;
 53
 54	/* Write registers starting at the first time/date address. */
 55	bp = buf;
 56	*bp++ = RTC_CLCK_BURST << 1 | RTC_CMD_WRITE;
 57
 58	*bp++ = bin2bcd(time->tm_sec);
 59	*bp++ = bin2bcd(time->tm_min);
 60	*bp++ = bin2bcd(time->tm_hour);
 61	*bp++ = bin2bcd(time->tm_mday);
 62	*bp++ = bin2bcd(time->tm_mon + 1);
 63	*bp++ = time->tm_wday + 1;
 64	*bp++ = bin2bcd(time->tm_year % 100);
 65	*bp++ = RTC_CMD_WRITE_DISABLE;
 66
 67	/* use write-then-read since dma from stack is nonportable */
 68	return spi_write_then_read(spi, buf, sizeof(buf),
 69			NULL, 0);
 70}
 71
 72static int ds1302_rtc_get_time(struct device *dev, struct rtc_time *time)
 73{
 74	struct spi_device	*spi = dev_get_drvdata(dev);
 75	u8		addr = RTC_CLCK_BURST << 1 | RTC_CMD_READ;
 76	u8		buf[RTC_CLCK_LEN - 1];
 77	int		status;
 78
 79	/* Use write-then-read to get all the date/time registers
 80	 * since dma from stack is nonportable
 81	 */
 82	status = spi_write_then_read(spi, &addr, sizeof(addr),
 83			buf, sizeof(buf));
 84	if (status < 0)
 85		return status;
 86
 87	/* Decode the registers */
 88	time->tm_sec = bcd2bin(buf[RTC_ADDR_SEC]);
 89	time->tm_min = bcd2bin(buf[RTC_ADDR_MIN]);
 90	time->tm_hour = bcd2bin(buf[RTC_ADDR_HOUR]);
 91	time->tm_wday = buf[RTC_ADDR_DAY] - 1;
 92	time->tm_mday = bcd2bin(buf[RTC_ADDR_DATE]);
 93	time->tm_mon = bcd2bin(buf[RTC_ADDR_MON]) - 1;
 94	time->tm_year = bcd2bin(buf[RTC_ADDR_YEAR]) + 100;
 95
 96	return 0;
 97}
 98
 99static const struct rtc_class_ops ds1302_rtc_ops = {
100	.read_time	= ds1302_rtc_get_time,
101	.set_time	= ds1302_rtc_set_time,
102};
103
104static int ds1302_probe(struct spi_device *spi)
105{
106	struct rtc_device	*rtc;
107	u8		addr;
108	u8		buf[4];
109	u8		*bp;
110	int		status;
111
112	/* Sanity check board setup data.  This may be hooked up
113	 * in 3wire mode, but we don't care.  Note that unless
114	 * there's an inverter in place, this needs SPI_CS_HIGH!
115	 */
116	if (spi->bits_per_word && (spi->bits_per_word != 8)) {
117		dev_err(&spi->dev, "bad word length\n");
118		return -EINVAL;
119	} else if (spi->max_speed_hz > 2000000) {
120		dev_err(&spi->dev, "speed is too high\n");
121		return -EINVAL;
122	} else if (spi->mode & SPI_CPHA) {
123		dev_err(&spi->dev, "bad mode\n");
124		return -EINVAL;
125	}
126
127	addr = RTC_ADDR_CTRL << 1 | RTC_CMD_READ;
128	status = spi_write_then_read(spi, &addr, sizeof(addr), buf, 1);
129	if (status < 0) {
130		dev_err(&spi->dev, "control register read error %d\n",
131				status);
132		return status;
133	}
134
135	if ((buf[0] & ~RTC_CMD_WRITE_DISABLE) != 0) {
136		status = spi_write_then_read(spi, &addr, sizeof(addr), buf, 1);
137		if (status < 0) {
138			dev_err(&spi->dev, "control register read error %d\n",
139					status);
140			return status;
141		}
142
143		if ((buf[0] & ~RTC_CMD_WRITE_DISABLE) != 0) {
144			dev_err(&spi->dev, "junk in control register\n");
145			return -ENODEV;
146		}
147	}
148	if (buf[0] == 0) {
149		bp = buf;
150		*bp++ = RTC_ADDR_CTRL << 1 | RTC_CMD_WRITE;
151		*bp++ = RTC_CMD_WRITE_DISABLE;
152
153		status = spi_write_then_read(spi, buf, 2, NULL, 0);
154		if (status < 0) {
155			dev_err(&spi->dev, "control register write error %d\n",
156					status);
157			return status;
158		}
159
160		addr = RTC_ADDR_CTRL << 1 | RTC_CMD_READ;
161		status = spi_write_then_read(spi, &addr, sizeof(addr), buf, 1);
162		if (status < 0) {
163			dev_err(&spi->dev,
164					"error %d reading control register\n",
165					status);
166			return status;
167		}
168
169		if (buf[0] != RTC_CMD_WRITE_DISABLE) {
170			dev_err(&spi->dev, "failed to detect chip\n");
171			return -ENODEV;
172		}
173	}
174
175	spi_set_drvdata(spi, spi);
176
177	rtc = devm_rtc_device_register(&spi->dev, "ds1302",
178			&ds1302_rtc_ops, THIS_MODULE);
179	if (IS_ERR(rtc)) {
180		status = PTR_ERR(rtc);
181		dev_err(&spi->dev, "error %d registering rtc\n", status);
182		return status;
183	}
184
185	return 0;
186}
187
188static int ds1302_remove(struct spi_device *spi)
189{
190	spi_set_drvdata(spi, NULL);
191	return 0;
192}
193
194#ifdef CONFIG_OF
195static const struct of_device_id ds1302_dt_ids[] = {
196	{ .compatible = "maxim,ds1302", },
197	{ /* sentinel */ }
198};
199MODULE_DEVICE_TABLE(of, ds1302_dt_ids);
200#endif
201
202static struct spi_driver ds1302_driver = {
203	.driver.name	= "rtc-ds1302",
204	.driver.of_match_table = of_match_ptr(ds1302_dt_ids),
205	.probe		= ds1302_probe,
206	.remove		= ds1302_remove,
207};
208
209module_spi_driver(ds1302_driver);
210
211MODULE_DESCRIPTION("Dallas DS1302 RTC driver");
212MODULE_AUTHOR("Paul Mundt, David McCullough");
213MODULE_LICENSE("GPL v2");
v5.4
  1// SPDX-License-Identifier: GPL-2.0-only
  2/*
  3 * Dallas DS1302 RTC Support
  4 *
  5 *  Copyright (C) 2002 David McCullough
  6 *  Copyright (C) 2003 - 2007 Paul Mundt
  7 */
  8
  9#include <linux/bcd.h>
 10#include <linux/init.h>
 11#include <linux/io.h>
 12#include <linux/kernel.h>
 13#include <linux/module.h>
 14#include <linux/of.h>
 15#include <linux/rtc.h>
 16#include <linux/spi/spi.h>
 17
 18#define DRV_NAME	"rtc-ds1302"
 19
 20#define	RTC_CMD_READ	0x81		/* Read command */
 21#define	RTC_CMD_WRITE	0x80		/* Write command */
 22
 23#define	RTC_CMD_WRITE_ENABLE	0x00		/* Write enable */
 24#define	RTC_CMD_WRITE_DISABLE	0x80		/* Write disable */
 25
 26#define RTC_ADDR_RAM0	0x20		/* Address of RAM0 */
 27#define RTC_ADDR_TCR	0x08		/* Address of trickle charge register */
 28#define RTC_CLCK_BURST	0x1F		/* Address of clock burst */
 29#define	RTC_CLCK_LEN	0x08		/* Size of clock burst */
 30#define	RTC_ADDR_CTRL	0x07		/* Address of control register */
 31#define	RTC_ADDR_YEAR	0x06		/* Address of year register */
 32#define	RTC_ADDR_DAY	0x05		/* Address of day of week register */
 33#define	RTC_ADDR_MON	0x04		/* Address of month register */
 34#define	RTC_ADDR_DATE	0x03		/* Address of day of month register */
 35#define	RTC_ADDR_HOUR	0x02		/* Address of hour register */
 36#define	RTC_ADDR_MIN	0x01		/* Address of minute register */
 37#define	RTC_ADDR_SEC	0x00		/* Address of second register */
 38
 39static int ds1302_rtc_set_time(struct device *dev, struct rtc_time *time)
 40{
 41	struct spi_device	*spi = dev_get_drvdata(dev);
 42	u8		buf[1 + RTC_CLCK_LEN];
 43	u8		*bp;
 44	int		status;
 45
 46	/* Enable writing */
 47	bp = buf;
 48	*bp++ = RTC_ADDR_CTRL << 1 | RTC_CMD_WRITE;
 49	*bp++ = RTC_CMD_WRITE_ENABLE;
 50
 51	status = spi_write_then_read(spi, buf, 2,
 52			NULL, 0);
 53	if (status)
 54		return status;
 55
 56	/* Write registers starting at the first time/date address. */
 57	bp = buf;
 58	*bp++ = RTC_CLCK_BURST << 1 | RTC_CMD_WRITE;
 59
 60	*bp++ = bin2bcd(time->tm_sec);
 61	*bp++ = bin2bcd(time->tm_min);
 62	*bp++ = bin2bcd(time->tm_hour);
 63	*bp++ = bin2bcd(time->tm_mday);
 64	*bp++ = bin2bcd(time->tm_mon + 1);
 65	*bp++ = time->tm_wday + 1;
 66	*bp++ = bin2bcd(time->tm_year % 100);
 67	*bp++ = RTC_CMD_WRITE_DISABLE;
 68
 69	/* use write-then-read since dma from stack is nonportable */
 70	return spi_write_then_read(spi, buf, sizeof(buf),
 71			NULL, 0);
 72}
 73
 74static int ds1302_rtc_get_time(struct device *dev, struct rtc_time *time)
 75{
 76	struct spi_device	*spi = dev_get_drvdata(dev);
 77	u8		addr = RTC_CLCK_BURST << 1 | RTC_CMD_READ;
 78	u8		buf[RTC_CLCK_LEN - 1];
 79	int		status;
 80
 81	/* Use write-then-read to get all the date/time registers
 82	 * since dma from stack is nonportable
 83	 */
 84	status = spi_write_then_read(spi, &addr, sizeof(addr),
 85			buf, sizeof(buf));
 86	if (status < 0)
 87		return status;
 88
 89	/* Decode the registers */
 90	time->tm_sec = bcd2bin(buf[RTC_ADDR_SEC]);
 91	time->tm_min = bcd2bin(buf[RTC_ADDR_MIN]);
 92	time->tm_hour = bcd2bin(buf[RTC_ADDR_HOUR]);
 93	time->tm_wday = buf[RTC_ADDR_DAY] - 1;
 94	time->tm_mday = bcd2bin(buf[RTC_ADDR_DATE]);
 95	time->tm_mon = bcd2bin(buf[RTC_ADDR_MON]) - 1;
 96	time->tm_year = bcd2bin(buf[RTC_ADDR_YEAR]) + 100;
 97
 98	return 0;
 99}
100
101static const struct rtc_class_ops ds1302_rtc_ops = {
102	.read_time	= ds1302_rtc_get_time,
103	.set_time	= ds1302_rtc_set_time,
104};
105
106static int ds1302_probe(struct spi_device *spi)
107{
108	struct rtc_device	*rtc;
109	u8		addr;
110	u8		buf[4];
111	u8		*bp;
112	int		status;
113
114	/* Sanity check board setup data.  This may be hooked up
115	 * in 3wire mode, but we don't care.  Note that unless
116	 * there's an inverter in place, this needs SPI_CS_HIGH!
117	 */
118	if (spi->bits_per_word && (spi->bits_per_word != 8)) {
119		dev_err(&spi->dev, "bad word length\n");
120		return -EINVAL;
121	} else if (spi->max_speed_hz > 2000000) {
122		dev_err(&spi->dev, "speed is too high\n");
123		return -EINVAL;
124	} else if (spi->mode & SPI_CPHA) {
125		dev_err(&spi->dev, "bad mode\n");
126		return -EINVAL;
127	}
128
129	addr = RTC_ADDR_CTRL << 1 | RTC_CMD_READ;
130	status = spi_write_then_read(spi, &addr, sizeof(addr), buf, 1);
131	if (status < 0) {
132		dev_err(&spi->dev, "control register read error %d\n",
133				status);
134		return status;
135	}
136
137	if ((buf[0] & ~RTC_CMD_WRITE_DISABLE) != 0) {
138		status = spi_write_then_read(spi, &addr, sizeof(addr), buf, 1);
139		if (status < 0) {
140			dev_err(&spi->dev, "control register read error %d\n",
141					status);
142			return status;
143		}
144
145		if ((buf[0] & ~RTC_CMD_WRITE_DISABLE) != 0) {
146			dev_err(&spi->dev, "junk in control register\n");
147			return -ENODEV;
148		}
149	}
150	if (buf[0] == 0) {
151		bp = buf;
152		*bp++ = RTC_ADDR_CTRL << 1 | RTC_CMD_WRITE;
153		*bp++ = RTC_CMD_WRITE_DISABLE;
154
155		status = spi_write_then_read(spi, buf, 2, NULL, 0);
156		if (status < 0) {
157			dev_err(&spi->dev, "control register write error %d\n",
158					status);
159			return status;
160		}
161
162		addr = RTC_ADDR_CTRL << 1 | RTC_CMD_READ;
163		status = spi_write_then_read(spi, &addr, sizeof(addr), buf, 1);
164		if (status < 0) {
165			dev_err(&spi->dev,
166					"error %d reading control register\n",
167					status);
168			return status;
169		}
170
171		if (buf[0] != RTC_CMD_WRITE_DISABLE) {
172			dev_err(&spi->dev, "failed to detect chip\n");
173			return -ENODEV;
174		}
175	}
176
177	spi_set_drvdata(spi, spi);
178
179	rtc = devm_rtc_device_register(&spi->dev, "ds1302",
180			&ds1302_rtc_ops, THIS_MODULE);
181	if (IS_ERR(rtc)) {
182		status = PTR_ERR(rtc);
183		dev_err(&spi->dev, "error %d registering rtc\n", status);
184		return status;
185	}
186
187	return 0;
188}
189
190static int ds1302_remove(struct spi_device *spi)
191{
192	spi_set_drvdata(spi, NULL);
193	return 0;
194}
195
196#ifdef CONFIG_OF
197static const struct of_device_id ds1302_dt_ids[] = {
198	{ .compatible = "maxim,ds1302", },
199	{ /* sentinel */ }
200};
201MODULE_DEVICE_TABLE(of, ds1302_dt_ids);
202#endif
203
204static struct spi_driver ds1302_driver = {
205	.driver.name	= "rtc-ds1302",
206	.driver.of_match_table = of_match_ptr(ds1302_dt_ids),
207	.probe		= ds1302_probe,
208	.remove		= ds1302_remove,
209};
210
211module_spi_driver(ds1302_driver);
212
213MODULE_DESCRIPTION("Dallas DS1302 RTC driver");
214MODULE_AUTHOR("Paul Mundt, David McCullough");
215MODULE_LICENSE("GPL v2");