Loading...
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * Copyright (c) 2014-2015, NVIDIA CORPORATION. All rights reserved.
4 * Copyright (c) 2015, Google Inc.
5 */
6
7#ifndef __PHY_TEGRA_XUSB_H
8#define __PHY_TEGRA_XUSB_H
9
10#include <linux/io.h>
11#include <linux/mutex.h>
12#include <linux/workqueue.h>
13
14#include <linux/usb/otg.h>
15#include <linux/usb/role.h>
16
17/* legacy entry points for backwards-compatibility */
18int tegra_xusb_padctl_legacy_probe(struct platform_device *pdev);
19int tegra_xusb_padctl_legacy_remove(struct platform_device *pdev);
20
21struct phy;
22struct phy_provider;
23struct platform_device;
24struct regulator;
25
26/*
27 * lanes
28 */
29struct tegra_xusb_lane_soc {
30 const char *name;
31
32 unsigned int offset;
33 unsigned int shift;
34 unsigned int mask;
35
36 const char * const *funcs;
37 unsigned int num_funcs;
38};
39
40struct tegra_xusb_lane {
41 const struct tegra_xusb_lane_soc *soc;
42 struct tegra_xusb_pad *pad;
43 struct device_node *np;
44 struct list_head list;
45 unsigned int function;
46 unsigned int index;
47};
48
49int tegra_xusb_lane_parse_dt(struct tegra_xusb_lane *lane,
50 struct device_node *np);
51
52struct tegra_xusb_usb3_lane {
53 struct tegra_xusb_lane base;
54};
55
56static inline struct tegra_xusb_usb3_lane *
57to_usb3_lane(struct tegra_xusb_lane *lane)
58{
59 return container_of(lane, struct tegra_xusb_usb3_lane, base);
60}
61
62struct tegra_xusb_usb2_lane {
63 struct tegra_xusb_lane base;
64
65 u32 hs_curr_level_offset;
66 bool powered_on;
67};
68
69static inline struct tegra_xusb_usb2_lane *
70to_usb2_lane(struct tegra_xusb_lane *lane)
71{
72 return container_of(lane, struct tegra_xusb_usb2_lane, base);
73}
74
75struct tegra_xusb_ulpi_lane {
76 struct tegra_xusb_lane base;
77};
78
79static inline struct tegra_xusb_ulpi_lane *
80to_ulpi_lane(struct tegra_xusb_lane *lane)
81{
82 return container_of(lane, struct tegra_xusb_ulpi_lane, base);
83}
84
85struct tegra_xusb_hsic_lane {
86 struct tegra_xusb_lane base;
87
88 u32 strobe_trim;
89 u32 rx_strobe_trim;
90 u32 rx_data_trim;
91 u32 tx_rtune_n;
92 u32 tx_rtune_p;
93 u32 tx_rslew_n;
94 u32 tx_rslew_p;
95 bool auto_term;
96};
97
98static inline struct tegra_xusb_hsic_lane *
99to_hsic_lane(struct tegra_xusb_lane *lane)
100{
101 return container_of(lane, struct tegra_xusb_hsic_lane, base);
102}
103
104struct tegra_xusb_pcie_lane {
105 struct tegra_xusb_lane base;
106};
107
108static inline struct tegra_xusb_pcie_lane *
109to_pcie_lane(struct tegra_xusb_lane *lane)
110{
111 return container_of(lane, struct tegra_xusb_pcie_lane, base);
112}
113
114struct tegra_xusb_sata_lane {
115 struct tegra_xusb_lane base;
116};
117
118static inline struct tegra_xusb_sata_lane *
119to_sata_lane(struct tegra_xusb_lane *lane)
120{
121 return container_of(lane, struct tegra_xusb_sata_lane, base);
122}
123
124struct tegra_xusb_lane_ops {
125 struct tegra_xusb_lane *(*probe)(struct tegra_xusb_pad *pad,
126 struct device_node *np,
127 unsigned int index);
128 void (*remove)(struct tegra_xusb_lane *lane);
129};
130
131/*
132 * pads
133 */
134struct tegra_xusb_pad_soc;
135struct tegra_xusb_padctl;
136
137struct tegra_xusb_pad_ops {
138 struct tegra_xusb_pad *(*probe)(struct tegra_xusb_padctl *padctl,
139 const struct tegra_xusb_pad_soc *soc,
140 struct device_node *np);
141 void (*remove)(struct tegra_xusb_pad *pad);
142};
143
144struct tegra_xusb_pad_soc {
145 const char *name;
146
147 const struct tegra_xusb_lane_soc *lanes;
148 unsigned int num_lanes;
149
150 const struct tegra_xusb_pad_ops *ops;
151};
152
153struct tegra_xusb_pad {
154 const struct tegra_xusb_pad_soc *soc;
155 struct tegra_xusb_padctl *padctl;
156 struct phy_provider *provider;
157 struct phy **lanes;
158 struct device dev;
159
160 const struct tegra_xusb_lane_ops *ops;
161
162 struct list_head list;
163};
164
165static inline struct tegra_xusb_pad *to_tegra_xusb_pad(struct device *dev)
166{
167 return container_of(dev, struct tegra_xusb_pad, dev);
168}
169
170int tegra_xusb_pad_init(struct tegra_xusb_pad *pad,
171 struct tegra_xusb_padctl *padctl,
172 struct device_node *np);
173int tegra_xusb_pad_register(struct tegra_xusb_pad *pad,
174 const struct phy_ops *ops);
175void tegra_xusb_pad_unregister(struct tegra_xusb_pad *pad);
176
177struct tegra_xusb_usb3_pad {
178 struct tegra_xusb_pad base;
179
180 unsigned int enable;
181 struct mutex lock;
182};
183
184static inline struct tegra_xusb_usb3_pad *
185to_usb3_pad(struct tegra_xusb_pad *pad)
186{
187 return container_of(pad, struct tegra_xusb_usb3_pad, base);
188}
189
190struct tegra_xusb_usb2_pad {
191 struct tegra_xusb_pad base;
192
193 struct clk *clk;
194 unsigned int enable;
195 struct mutex lock;
196};
197
198static inline struct tegra_xusb_usb2_pad *
199to_usb2_pad(struct tegra_xusb_pad *pad)
200{
201 return container_of(pad, struct tegra_xusb_usb2_pad, base);
202}
203
204struct tegra_xusb_ulpi_pad {
205 struct tegra_xusb_pad base;
206};
207
208static inline struct tegra_xusb_ulpi_pad *
209to_ulpi_pad(struct tegra_xusb_pad *pad)
210{
211 return container_of(pad, struct tegra_xusb_ulpi_pad, base);
212}
213
214struct tegra_xusb_hsic_pad {
215 struct tegra_xusb_pad base;
216
217 struct regulator *supply;
218 struct clk *clk;
219};
220
221static inline struct tegra_xusb_hsic_pad *
222to_hsic_pad(struct tegra_xusb_pad *pad)
223{
224 return container_of(pad, struct tegra_xusb_hsic_pad, base);
225}
226
227struct tegra_xusb_pcie_pad {
228 struct tegra_xusb_pad base;
229
230 struct reset_control *rst;
231 struct clk *pll;
232
233 unsigned int enable;
234};
235
236static inline struct tegra_xusb_pcie_pad *
237to_pcie_pad(struct tegra_xusb_pad *pad)
238{
239 return container_of(pad, struct tegra_xusb_pcie_pad, base);
240}
241
242struct tegra_xusb_sata_pad {
243 struct tegra_xusb_pad base;
244
245 struct reset_control *rst;
246 struct clk *pll;
247
248 unsigned int enable;
249};
250
251static inline struct tegra_xusb_sata_pad *
252to_sata_pad(struct tegra_xusb_pad *pad)
253{
254 return container_of(pad, struct tegra_xusb_sata_pad, base);
255}
256
257/*
258 * ports
259 */
260struct tegra_xusb_port_ops;
261
262struct tegra_xusb_port {
263 struct tegra_xusb_padctl *padctl;
264 struct tegra_xusb_lane *lane;
265 unsigned int index;
266
267 struct list_head list;
268 struct device dev;
269
270 struct usb_role_switch *usb_role_sw;
271 struct work_struct usb_phy_work;
272 struct usb_phy usb_phy;
273
274 const struct tegra_xusb_port_ops *ops;
275};
276
277static inline struct tegra_xusb_port *to_tegra_xusb_port(struct device *dev)
278{
279 return container_of(dev, struct tegra_xusb_port, dev);
280}
281
282struct tegra_xusb_lane_map {
283 unsigned int port;
284 const char *type;
285 unsigned int index;
286 const char *func;
287};
288
289struct tegra_xusb_lane *
290tegra_xusb_port_find_lane(struct tegra_xusb_port *port,
291 const struct tegra_xusb_lane_map *map,
292 const char *function);
293
294struct tegra_xusb_port *
295tegra_xusb_find_port(struct tegra_xusb_padctl *padctl, const char *type,
296 unsigned int index);
297
298struct tegra_xusb_usb2_port {
299 struct tegra_xusb_port base;
300
301 struct regulator *supply;
302 enum usb_dr_mode mode;
303 bool internal;
304 int usb3_port_fake;
305};
306
307static inline struct tegra_xusb_usb2_port *
308to_usb2_port(struct tegra_xusb_port *port)
309{
310 return container_of(port, struct tegra_xusb_usb2_port, base);
311}
312
313struct tegra_xusb_usb2_port *
314tegra_xusb_find_usb2_port(struct tegra_xusb_padctl *padctl,
315 unsigned int index);
316void tegra_xusb_usb2_port_release(struct tegra_xusb_port *port);
317void tegra_xusb_usb2_port_remove(struct tegra_xusb_port *port);
318
319struct tegra_xusb_ulpi_port {
320 struct tegra_xusb_port base;
321
322 struct regulator *supply;
323 bool internal;
324};
325
326static inline struct tegra_xusb_ulpi_port *
327to_ulpi_port(struct tegra_xusb_port *port)
328{
329 return container_of(port, struct tegra_xusb_ulpi_port, base);
330}
331
332void tegra_xusb_ulpi_port_release(struct tegra_xusb_port *port);
333
334struct tegra_xusb_hsic_port {
335 struct tegra_xusb_port base;
336};
337
338static inline struct tegra_xusb_hsic_port *
339to_hsic_port(struct tegra_xusb_port *port)
340{
341 return container_of(port, struct tegra_xusb_hsic_port, base);
342}
343
344void tegra_xusb_hsic_port_release(struct tegra_xusb_port *port);
345
346struct tegra_xusb_usb3_port {
347 struct tegra_xusb_port base;
348 struct regulator *supply;
349 bool context_saved;
350 unsigned int port;
351 bool internal;
352 bool disable_gen2;
353
354 u32 tap1;
355 u32 amp;
356 u32 ctle_z;
357 u32 ctle_g;
358};
359
360static inline struct tegra_xusb_usb3_port *
361to_usb3_port(struct tegra_xusb_port *port)
362{
363 return container_of(port, struct tegra_xusb_usb3_port, base);
364}
365
366struct tegra_xusb_usb3_port *
367tegra_xusb_find_usb3_port(struct tegra_xusb_padctl *padctl,
368 unsigned int index);
369void tegra_xusb_usb3_port_release(struct tegra_xusb_port *port);
370void tegra_xusb_usb3_port_remove(struct tegra_xusb_port *port);
371
372struct tegra_xusb_port_ops {
373 void (*release)(struct tegra_xusb_port *port);
374 void (*remove)(struct tegra_xusb_port *port);
375 int (*enable)(struct tegra_xusb_port *port);
376 void (*disable)(struct tegra_xusb_port *port);
377 struct tegra_xusb_lane *(*map)(struct tegra_xusb_port *port);
378};
379
380/*
381 * pad controller
382 */
383struct tegra_xusb_padctl_soc;
384
385struct tegra_xusb_padctl_ops {
386 struct tegra_xusb_padctl *
387 (*probe)(struct device *dev,
388 const struct tegra_xusb_padctl_soc *soc);
389 void (*remove)(struct tegra_xusb_padctl *padctl);
390
391 int (*usb3_save_context)(struct tegra_xusb_padctl *padctl,
392 unsigned int index);
393 int (*hsic_set_idle)(struct tegra_xusb_padctl *padctl,
394 unsigned int index, bool idle);
395 int (*usb3_set_lfps_detect)(struct tegra_xusb_padctl *padctl,
396 unsigned int index, bool enable);
397 int (*vbus_override)(struct tegra_xusb_padctl *padctl, bool set);
398 int (*utmi_port_reset)(struct phy *phy);
399};
400
401struct tegra_xusb_padctl_soc {
402 const struct tegra_xusb_pad_soc * const *pads;
403 unsigned int num_pads;
404
405 struct {
406 struct {
407 const struct tegra_xusb_port_ops *ops;
408 unsigned int count;
409 } usb2, ulpi, hsic, usb3;
410 } ports;
411
412 const struct tegra_xusb_padctl_ops *ops;
413
414 const char * const *supply_names;
415 unsigned int num_supplies;
416 bool supports_gen2;
417 bool need_fake_usb3_port;
418};
419
420struct tegra_xusb_padctl {
421 struct device *dev;
422 void __iomem *regs;
423 struct mutex lock;
424 struct reset_control *rst;
425
426 const struct tegra_xusb_padctl_soc *soc;
427
428 struct tegra_xusb_pad *pcie;
429 struct tegra_xusb_pad *sata;
430 struct tegra_xusb_pad *ulpi;
431 struct tegra_xusb_pad *usb2;
432 struct tegra_xusb_pad *hsic;
433
434 struct list_head ports;
435 struct list_head lanes;
436 struct list_head pads;
437
438 unsigned int enable;
439
440 struct clk *clk;
441
442 struct regulator_bulk_data *supplies;
443};
444
445static inline void padctl_writel(struct tegra_xusb_padctl *padctl, u32 value,
446 unsigned long offset)
447{
448 dev_dbg(padctl->dev, "%08lx < %08x\n", offset, value);
449 writel(value, padctl->regs + offset);
450}
451
452static inline u32 padctl_readl(struct tegra_xusb_padctl *padctl,
453 unsigned long offset)
454{
455 u32 value = readl(padctl->regs + offset);
456 dev_dbg(padctl->dev, "%08lx > %08x\n", offset, value);
457 return value;
458}
459
460struct tegra_xusb_lane *tegra_xusb_find_lane(struct tegra_xusb_padctl *padctl,
461 const char *name,
462 unsigned int index);
463
464#if defined(CONFIG_ARCH_TEGRA_124_SOC) || defined(CONFIG_ARCH_TEGRA_132_SOC)
465extern const struct tegra_xusb_padctl_soc tegra124_xusb_padctl_soc;
466#endif
467#if defined(CONFIG_ARCH_TEGRA_210_SOC)
468extern const struct tegra_xusb_padctl_soc tegra210_xusb_padctl_soc;
469#endif
470#if defined(CONFIG_ARCH_TEGRA_186_SOC)
471extern const struct tegra_xusb_padctl_soc tegra186_xusb_padctl_soc;
472#endif
473#if defined(CONFIG_ARCH_TEGRA_194_SOC)
474extern const struct tegra_xusb_padctl_soc tegra194_xusb_padctl_soc;
475#endif
476
477#endif /* __PHY_TEGRA_XUSB_H */
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * Copyright (c) 2014-2015, NVIDIA CORPORATION. All rights reserved.
4 * Copyright (c) 2015, Google Inc.
5 */
6
7#ifndef __PHY_TEGRA_XUSB_H
8#define __PHY_TEGRA_XUSB_H
9
10#include <linux/io.h>
11#include <linux/mutex.h>
12#include <linux/workqueue.h>
13
14#include <linux/usb/otg.h>
15
16/* legacy entry points for backwards-compatibility */
17int tegra_xusb_padctl_legacy_probe(struct platform_device *pdev);
18int tegra_xusb_padctl_legacy_remove(struct platform_device *pdev);
19
20struct phy;
21struct phy_provider;
22struct platform_device;
23struct regulator;
24
25/*
26 * lanes
27 */
28struct tegra_xusb_lane_soc {
29 const char *name;
30
31 unsigned int offset;
32 unsigned int shift;
33 unsigned int mask;
34
35 const char * const *funcs;
36 unsigned int num_funcs;
37};
38
39struct tegra_xusb_lane {
40 const struct tegra_xusb_lane_soc *soc;
41 struct tegra_xusb_pad *pad;
42 struct device_node *np;
43 struct list_head list;
44 unsigned int function;
45 unsigned int index;
46};
47
48int tegra_xusb_lane_parse_dt(struct tegra_xusb_lane *lane,
49 struct device_node *np);
50
51struct tegra_xusb_usb3_lane {
52 struct tegra_xusb_lane base;
53};
54
55static inline struct tegra_xusb_usb3_lane *
56to_usb3_lane(struct tegra_xusb_lane *lane)
57{
58 return container_of(lane, struct tegra_xusb_usb3_lane, base);
59}
60
61struct tegra_xusb_usb2_lane {
62 struct tegra_xusb_lane base;
63
64 u32 hs_curr_level_offset;
65 bool powered_on;
66};
67
68static inline struct tegra_xusb_usb2_lane *
69to_usb2_lane(struct tegra_xusb_lane *lane)
70{
71 return container_of(lane, struct tegra_xusb_usb2_lane, base);
72}
73
74struct tegra_xusb_ulpi_lane {
75 struct tegra_xusb_lane base;
76};
77
78static inline struct tegra_xusb_ulpi_lane *
79to_ulpi_lane(struct tegra_xusb_lane *lane)
80{
81 return container_of(lane, struct tegra_xusb_ulpi_lane, base);
82}
83
84struct tegra_xusb_hsic_lane {
85 struct tegra_xusb_lane base;
86
87 u32 strobe_trim;
88 u32 rx_strobe_trim;
89 u32 rx_data_trim;
90 u32 tx_rtune_n;
91 u32 tx_rtune_p;
92 u32 tx_rslew_n;
93 u32 tx_rslew_p;
94 bool auto_term;
95};
96
97static inline struct tegra_xusb_hsic_lane *
98to_hsic_lane(struct tegra_xusb_lane *lane)
99{
100 return container_of(lane, struct tegra_xusb_hsic_lane, base);
101}
102
103struct tegra_xusb_pcie_lane {
104 struct tegra_xusb_lane base;
105};
106
107static inline struct tegra_xusb_pcie_lane *
108to_pcie_lane(struct tegra_xusb_lane *lane)
109{
110 return container_of(lane, struct tegra_xusb_pcie_lane, base);
111}
112
113struct tegra_xusb_sata_lane {
114 struct tegra_xusb_lane base;
115};
116
117static inline struct tegra_xusb_sata_lane *
118to_sata_lane(struct tegra_xusb_lane *lane)
119{
120 return container_of(lane, struct tegra_xusb_sata_lane, base);
121}
122
123struct tegra_xusb_lane_ops {
124 struct tegra_xusb_lane *(*probe)(struct tegra_xusb_pad *pad,
125 struct device_node *np,
126 unsigned int index);
127 void (*remove)(struct tegra_xusb_lane *lane);
128};
129
130/*
131 * pads
132 */
133struct tegra_xusb_pad_soc;
134struct tegra_xusb_padctl;
135
136struct tegra_xusb_pad_ops {
137 struct tegra_xusb_pad *(*probe)(struct tegra_xusb_padctl *padctl,
138 const struct tegra_xusb_pad_soc *soc,
139 struct device_node *np);
140 void (*remove)(struct tegra_xusb_pad *pad);
141};
142
143struct tegra_xusb_pad_soc {
144 const char *name;
145
146 const struct tegra_xusb_lane_soc *lanes;
147 unsigned int num_lanes;
148
149 const struct tegra_xusb_pad_ops *ops;
150};
151
152struct tegra_xusb_pad {
153 const struct tegra_xusb_pad_soc *soc;
154 struct tegra_xusb_padctl *padctl;
155 struct phy_provider *provider;
156 struct phy **lanes;
157 struct device dev;
158
159 const struct tegra_xusb_lane_ops *ops;
160
161 struct list_head list;
162};
163
164static inline struct tegra_xusb_pad *to_tegra_xusb_pad(struct device *dev)
165{
166 return container_of(dev, struct tegra_xusb_pad, dev);
167}
168
169int tegra_xusb_pad_init(struct tegra_xusb_pad *pad,
170 struct tegra_xusb_padctl *padctl,
171 struct device_node *np);
172int tegra_xusb_pad_register(struct tegra_xusb_pad *pad,
173 const struct phy_ops *ops);
174void tegra_xusb_pad_unregister(struct tegra_xusb_pad *pad);
175
176struct tegra_xusb_usb3_pad {
177 struct tegra_xusb_pad base;
178
179 unsigned int enable;
180 struct mutex lock;
181};
182
183static inline struct tegra_xusb_usb3_pad *
184to_usb3_pad(struct tegra_xusb_pad *pad)
185{
186 return container_of(pad, struct tegra_xusb_usb3_pad, base);
187}
188
189struct tegra_xusb_usb2_pad {
190 struct tegra_xusb_pad base;
191
192 struct clk *clk;
193 unsigned int enable;
194 struct mutex lock;
195};
196
197static inline struct tegra_xusb_usb2_pad *
198to_usb2_pad(struct tegra_xusb_pad *pad)
199{
200 return container_of(pad, struct tegra_xusb_usb2_pad, base);
201}
202
203struct tegra_xusb_ulpi_pad {
204 struct tegra_xusb_pad base;
205};
206
207static inline struct tegra_xusb_ulpi_pad *
208to_ulpi_pad(struct tegra_xusb_pad *pad)
209{
210 return container_of(pad, struct tegra_xusb_ulpi_pad, base);
211}
212
213struct tegra_xusb_hsic_pad {
214 struct tegra_xusb_pad base;
215
216 struct regulator *supply;
217 struct clk *clk;
218};
219
220static inline struct tegra_xusb_hsic_pad *
221to_hsic_pad(struct tegra_xusb_pad *pad)
222{
223 return container_of(pad, struct tegra_xusb_hsic_pad, base);
224}
225
226struct tegra_xusb_pcie_pad {
227 struct tegra_xusb_pad base;
228
229 struct reset_control *rst;
230 struct clk *pll;
231
232 unsigned int enable;
233};
234
235static inline struct tegra_xusb_pcie_pad *
236to_pcie_pad(struct tegra_xusb_pad *pad)
237{
238 return container_of(pad, struct tegra_xusb_pcie_pad, base);
239}
240
241struct tegra_xusb_sata_pad {
242 struct tegra_xusb_pad base;
243
244 struct reset_control *rst;
245 struct clk *pll;
246
247 unsigned int enable;
248};
249
250static inline struct tegra_xusb_sata_pad *
251to_sata_pad(struct tegra_xusb_pad *pad)
252{
253 return container_of(pad, struct tegra_xusb_sata_pad, base);
254}
255
256/*
257 * ports
258 */
259struct tegra_xusb_port_ops;
260
261struct tegra_xusb_port {
262 struct tegra_xusb_padctl *padctl;
263 struct tegra_xusb_lane *lane;
264 unsigned int index;
265
266 struct list_head list;
267 struct device dev;
268
269 const struct tegra_xusb_port_ops *ops;
270};
271
272struct tegra_xusb_lane_map {
273 unsigned int port;
274 const char *type;
275 unsigned int index;
276 const char *func;
277};
278
279struct tegra_xusb_lane *
280tegra_xusb_port_find_lane(struct tegra_xusb_port *port,
281 const struct tegra_xusb_lane_map *map,
282 const char *function);
283
284struct tegra_xusb_port *
285tegra_xusb_find_port(struct tegra_xusb_padctl *padctl, const char *type,
286 unsigned int index);
287
288struct tegra_xusb_usb2_port {
289 struct tegra_xusb_port base;
290
291 struct regulator *supply;
292 enum usb_dr_mode mode;
293 bool internal;
294};
295
296static inline struct tegra_xusb_usb2_port *
297to_usb2_port(struct tegra_xusb_port *port)
298{
299 return container_of(port, struct tegra_xusb_usb2_port, base);
300}
301
302struct tegra_xusb_usb2_port *
303tegra_xusb_find_usb2_port(struct tegra_xusb_padctl *padctl,
304 unsigned int index);
305
306struct tegra_xusb_ulpi_port {
307 struct tegra_xusb_port base;
308
309 struct regulator *supply;
310 bool internal;
311};
312
313static inline struct tegra_xusb_ulpi_port *
314to_ulpi_port(struct tegra_xusb_port *port)
315{
316 return container_of(port, struct tegra_xusb_ulpi_port, base);
317}
318
319struct tegra_xusb_hsic_port {
320 struct tegra_xusb_port base;
321};
322
323static inline struct tegra_xusb_hsic_port *
324to_hsic_port(struct tegra_xusb_port *port)
325{
326 return container_of(port, struct tegra_xusb_hsic_port, base);
327}
328
329struct tegra_xusb_usb3_port {
330 struct tegra_xusb_port base;
331 struct regulator *supply;
332 bool context_saved;
333 unsigned int port;
334 bool internal;
335
336 u32 tap1;
337 u32 amp;
338 u32 ctle_z;
339 u32 ctle_g;
340};
341
342static inline struct tegra_xusb_usb3_port *
343to_usb3_port(struct tegra_xusb_port *port)
344{
345 return container_of(port, struct tegra_xusb_usb3_port, base);
346}
347
348struct tegra_xusb_usb3_port *
349tegra_xusb_find_usb3_port(struct tegra_xusb_padctl *padctl,
350 unsigned int index);
351
352struct tegra_xusb_port_ops {
353 int (*enable)(struct tegra_xusb_port *port);
354 void (*disable)(struct tegra_xusb_port *port);
355 struct tegra_xusb_lane *(*map)(struct tegra_xusb_port *port);
356};
357
358/*
359 * pad controller
360 */
361struct tegra_xusb_padctl_soc;
362
363struct tegra_xusb_padctl_ops {
364 struct tegra_xusb_padctl *
365 (*probe)(struct device *dev,
366 const struct tegra_xusb_padctl_soc *soc);
367 void (*remove)(struct tegra_xusb_padctl *padctl);
368
369 int (*usb3_save_context)(struct tegra_xusb_padctl *padctl,
370 unsigned int index);
371 int (*hsic_set_idle)(struct tegra_xusb_padctl *padctl,
372 unsigned int index, bool idle);
373 int (*usb3_set_lfps_detect)(struct tegra_xusb_padctl *padctl,
374 unsigned int index, bool enable);
375};
376
377struct tegra_xusb_padctl_soc {
378 const struct tegra_xusb_pad_soc * const *pads;
379 unsigned int num_pads;
380
381 struct {
382 struct {
383 const struct tegra_xusb_port_ops *ops;
384 unsigned int count;
385 } usb2, ulpi, hsic, usb3;
386 } ports;
387
388 const struct tegra_xusb_padctl_ops *ops;
389
390 const char * const *supply_names;
391 unsigned int num_supplies;
392};
393
394struct tegra_xusb_padctl {
395 struct device *dev;
396 void __iomem *regs;
397 struct mutex lock;
398 struct reset_control *rst;
399
400 const struct tegra_xusb_padctl_soc *soc;
401
402 struct tegra_xusb_pad *pcie;
403 struct tegra_xusb_pad *sata;
404 struct tegra_xusb_pad *ulpi;
405 struct tegra_xusb_pad *usb2;
406 struct tegra_xusb_pad *hsic;
407
408 struct list_head ports;
409 struct list_head lanes;
410 struct list_head pads;
411
412 unsigned int enable;
413
414 struct clk *clk;
415
416 struct regulator_bulk_data *supplies;
417};
418
419static inline void padctl_writel(struct tegra_xusb_padctl *padctl, u32 value,
420 unsigned long offset)
421{
422 dev_dbg(padctl->dev, "%08lx < %08x\n", offset, value);
423 writel(value, padctl->regs + offset);
424}
425
426static inline u32 padctl_readl(struct tegra_xusb_padctl *padctl,
427 unsigned long offset)
428{
429 u32 value = readl(padctl->regs + offset);
430 dev_dbg(padctl->dev, "%08lx > %08x\n", offset, value);
431 return value;
432}
433
434struct tegra_xusb_lane *tegra_xusb_find_lane(struct tegra_xusb_padctl *padctl,
435 const char *name,
436 unsigned int index);
437
438#if defined(CONFIG_ARCH_TEGRA_124_SOC) || defined(CONFIG_ARCH_TEGRA_132_SOC)
439extern const struct tegra_xusb_padctl_soc tegra124_xusb_padctl_soc;
440#endif
441#if defined(CONFIG_ARCH_TEGRA_210_SOC)
442extern const struct tegra_xusb_padctl_soc tegra210_xusb_padctl_soc;
443#endif
444#if defined(CONFIG_ARCH_TEGRA_186_SOC)
445extern const struct tegra_xusb_padctl_soc tegra186_xusb_padctl_soc;
446#endif
447
448#endif /* __PHY_TEGRA_XUSB_H */