Loading...
1/*
2 * Copyright 2014 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23
24#include <linux/pci.h>
25#include <linux/slab.h>
26
27#include "amdgpu.h"
28#include "amdgpu_atombios.h"
29#include "amdgpu_ih.h"
30#include "amdgpu_uvd.h"
31#include "amdgpu_vce.h"
32#include "amdgpu_ucode.h"
33#include "atom.h"
34#include "amd_pcie.h"
35
36#include "gmc/gmc_8_1_d.h"
37#include "gmc/gmc_8_1_sh_mask.h"
38
39#include "oss/oss_3_0_d.h"
40#include "oss/oss_3_0_sh_mask.h"
41
42#include "bif/bif_5_0_d.h"
43#include "bif/bif_5_0_sh_mask.h"
44
45#include "gca/gfx_8_0_d.h"
46#include "gca/gfx_8_0_sh_mask.h"
47
48#include "smu/smu_7_1_1_d.h"
49#include "smu/smu_7_1_1_sh_mask.h"
50
51#include "uvd/uvd_5_0_d.h"
52#include "uvd/uvd_5_0_sh_mask.h"
53
54#include "vce/vce_3_0_d.h"
55#include "vce/vce_3_0_sh_mask.h"
56
57#include "dce/dce_10_0_d.h"
58#include "dce/dce_10_0_sh_mask.h"
59
60#include "vid.h"
61#include "vi.h"
62#include "gmc_v8_0.h"
63#include "gmc_v7_0.h"
64#include "gfx_v8_0.h"
65#include "sdma_v2_4.h"
66#include "sdma_v3_0.h"
67#include "dce_v10_0.h"
68#include "dce_v11_0.h"
69#include "iceland_ih.h"
70#include "tonga_ih.h"
71#include "cz_ih.h"
72#include "uvd_v5_0.h"
73#include "uvd_v6_0.h"
74#include "vce_v3_0.h"
75#if defined(CONFIG_DRM_AMD_ACP)
76#include "amdgpu_acp.h"
77#endif
78#include "dce_virtual.h"
79#include "mxgpu_vi.h"
80#include "amdgpu_dm.h"
81
82/*
83 * Indirect registers accessor
84 */
85static u32 vi_pcie_rreg(struct amdgpu_device *adev, u32 reg)
86{
87 unsigned long flags;
88 u32 r;
89
90 spin_lock_irqsave(&adev->pcie_idx_lock, flags);
91 WREG32_NO_KIQ(mmPCIE_INDEX, reg);
92 (void)RREG32_NO_KIQ(mmPCIE_INDEX);
93 r = RREG32_NO_KIQ(mmPCIE_DATA);
94 spin_unlock_irqrestore(&adev->pcie_idx_lock, flags);
95 return r;
96}
97
98static void vi_pcie_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
99{
100 unsigned long flags;
101
102 spin_lock_irqsave(&adev->pcie_idx_lock, flags);
103 WREG32_NO_KIQ(mmPCIE_INDEX, reg);
104 (void)RREG32_NO_KIQ(mmPCIE_INDEX);
105 WREG32_NO_KIQ(mmPCIE_DATA, v);
106 (void)RREG32_NO_KIQ(mmPCIE_DATA);
107 spin_unlock_irqrestore(&adev->pcie_idx_lock, flags);
108}
109
110static u32 vi_smc_rreg(struct amdgpu_device *adev, u32 reg)
111{
112 unsigned long flags;
113 u32 r;
114
115 spin_lock_irqsave(&adev->smc_idx_lock, flags);
116 WREG32_NO_KIQ(mmSMC_IND_INDEX_11, (reg));
117 r = RREG32_NO_KIQ(mmSMC_IND_DATA_11);
118 spin_unlock_irqrestore(&adev->smc_idx_lock, flags);
119 return r;
120}
121
122static void vi_smc_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
123{
124 unsigned long flags;
125
126 spin_lock_irqsave(&adev->smc_idx_lock, flags);
127 WREG32_NO_KIQ(mmSMC_IND_INDEX_11, (reg));
128 WREG32_NO_KIQ(mmSMC_IND_DATA_11, (v));
129 spin_unlock_irqrestore(&adev->smc_idx_lock, flags);
130}
131
132/* smu_8_0_d.h */
133#define mmMP0PUB_IND_INDEX 0x180
134#define mmMP0PUB_IND_DATA 0x181
135
136static u32 cz_smc_rreg(struct amdgpu_device *adev, u32 reg)
137{
138 unsigned long flags;
139 u32 r;
140
141 spin_lock_irqsave(&adev->smc_idx_lock, flags);
142 WREG32(mmMP0PUB_IND_INDEX, (reg));
143 r = RREG32(mmMP0PUB_IND_DATA);
144 spin_unlock_irqrestore(&adev->smc_idx_lock, flags);
145 return r;
146}
147
148static void cz_smc_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
149{
150 unsigned long flags;
151
152 spin_lock_irqsave(&adev->smc_idx_lock, flags);
153 WREG32(mmMP0PUB_IND_INDEX, (reg));
154 WREG32(mmMP0PUB_IND_DATA, (v));
155 spin_unlock_irqrestore(&adev->smc_idx_lock, flags);
156}
157
158static u32 vi_uvd_ctx_rreg(struct amdgpu_device *adev, u32 reg)
159{
160 unsigned long flags;
161 u32 r;
162
163 spin_lock_irqsave(&adev->uvd_ctx_idx_lock, flags);
164 WREG32(mmUVD_CTX_INDEX, ((reg) & 0x1ff));
165 r = RREG32(mmUVD_CTX_DATA);
166 spin_unlock_irqrestore(&adev->uvd_ctx_idx_lock, flags);
167 return r;
168}
169
170static void vi_uvd_ctx_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
171{
172 unsigned long flags;
173
174 spin_lock_irqsave(&adev->uvd_ctx_idx_lock, flags);
175 WREG32(mmUVD_CTX_INDEX, ((reg) & 0x1ff));
176 WREG32(mmUVD_CTX_DATA, (v));
177 spin_unlock_irqrestore(&adev->uvd_ctx_idx_lock, flags);
178}
179
180static u32 vi_didt_rreg(struct amdgpu_device *adev, u32 reg)
181{
182 unsigned long flags;
183 u32 r;
184
185 spin_lock_irqsave(&adev->didt_idx_lock, flags);
186 WREG32(mmDIDT_IND_INDEX, (reg));
187 r = RREG32(mmDIDT_IND_DATA);
188 spin_unlock_irqrestore(&adev->didt_idx_lock, flags);
189 return r;
190}
191
192static void vi_didt_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
193{
194 unsigned long flags;
195
196 spin_lock_irqsave(&adev->didt_idx_lock, flags);
197 WREG32(mmDIDT_IND_INDEX, (reg));
198 WREG32(mmDIDT_IND_DATA, (v));
199 spin_unlock_irqrestore(&adev->didt_idx_lock, flags);
200}
201
202static u32 vi_gc_cac_rreg(struct amdgpu_device *adev, u32 reg)
203{
204 unsigned long flags;
205 u32 r;
206
207 spin_lock_irqsave(&adev->gc_cac_idx_lock, flags);
208 WREG32(mmGC_CAC_IND_INDEX, (reg));
209 r = RREG32(mmGC_CAC_IND_DATA);
210 spin_unlock_irqrestore(&adev->gc_cac_idx_lock, flags);
211 return r;
212}
213
214static void vi_gc_cac_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
215{
216 unsigned long flags;
217
218 spin_lock_irqsave(&adev->gc_cac_idx_lock, flags);
219 WREG32(mmGC_CAC_IND_INDEX, (reg));
220 WREG32(mmGC_CAC_IND_DATA, (v));
221 spin_unlock_irqrestore(&adev->gc_cac_idx_lock, flags);
222}
223
224
225static const u32 tonga_mgcg_cgcg_init[] =
226{
227 mmCGTT_DRM_CLK_CTRL0, 0xffffffff, 0x00600100,
228 mmPCIE_INDEX, 0xffffffff, 0x0140001c,
229 mmPCIE_DATA, 0x000f0000, 0x00000000,
230 mmSMC_IND_INDEX_4, 0xffffffff, 0xC060000C,
231 mmSMC_IND_DATA_4, 0xc0000fff, 0x00000100,
232 mmCGTT_DRM_CLK_CTRL0, 0xff000fff, 0x00000100,
233 mmHDP_XDP_CGTT_BLK_CTRL, 0xc0000fff, 0x00000104,
234};
235
236static const u32 fiji_mgcg_cgcg_init[] =
237{
238 mmCGTT_DRM_CLK_CTRL0, 0xffffffff, 0x00600100,
239 mmPCIE_INDEX, 0xffffffff, 0x0140001c,
240 mmPCIE_DATA, 0x000f0000, 0x00000000,
241 mmSMC_IND_INDEX_4, 0xffffffff, 0xC060000C,
242 mmSMC_IND_DATA_4, 0xc0000fff, 0x00000100,
243 mmCGTT_DRM_CLK_CTRL0, 0xff000fff, 0x00000100,
244 mmHDP_XDP_CGTT_BLK_CTRL, 0xc0000fff, 0x00000104,
245};
246
247static const u32 iceland_mgcg_cgcg_init[] =
248{
249 mmPCIE_INDEX, 0xffffffff, ixPCIE_CNTL2,
250 mmPCIE_DATA, 0x000f0000, 0x00000000,
251 mmSMC_IND_INDEX_4, 0xffffffff, ixCGTT_ROM_CLK_CTRL0,
252 mmSMC_IND_DATA_4, 0xc0000fff, 0x00000100,
253 mmHDP_XDP_CGTT_BLK_CTRL, 0xc0000fff, 0x00000104,
254};
255
256static const u32 cz_mgcg_cgcg_init[] =
257{
258 mmCGTT_DRM_CLK_CTRL0, 0xffffffff, 0x00600100,
259 mmPCIE_INDEX, 0xffffffff, 0x0140001c,
260 mmPCIE_DATA, 0x000f0000, 0x00000000,
261 mmCGTT_DRM_CLK_CTRL0, 0xff000fff, 0x00000100,
262 mmHDP_XDP_CGTT_BLK_CTRL, 0xc0000fff, 0x00000104,
263};
264
265static const u32 stoney_mgcg_cgcg_init[] =
266{
267 mmCGTT_DRM_CLK_CTRL0, 0xffffffff, 0x00000100,
268 mmHDP_XDP_CGTT_BLK_CTRL, 0xffffffff, 0x00000104,
269 mmHDP_HOST_PATH_CNTL, 0xffffffff, 0x0f000027,
270};
271
272static void vi_init_golden_registers(struct amdgpu_device *adev)
273{
274 /* Some of the registers might be dependent on GRBM_GFX_INDEX */
275 mutex_lock(&adev->grbm_idx_mutex);
276
277 if (amdgpu_sriov_vf(adev)) {
278 xgpu_vi_init_golden_registers(adev);
279 mutex_unlock(&adev->grbm_idx_mutex);
280 return;
281 }
282
283 switch (adev->asic_type) {
284 case CHIP_TOPAZ:
285 amdgpu_device_program_register_sequence(adev,
286 iceland_mgcg_cgcg_init,
287 ARRAY_SIZE(iceland_mgcg_cgcg_init));
288 break;
289 case CHIP_FIJI:
290 amdgpu_device_program_register_sequence(adev,
291 fiji_mgcg_cgcg_init,
292 ARRAY_SIZE(fiji_mgcg_cgcg_init));
293 break;
294 case CHIP_TONGA:
295 amdgpu_device_program_register_sequence(adev,
296 tonga_mgcg_cgcg_init,
297 ARRAY_SIZE(tonga_mgcg_cgcg_init));
298 break;
299 case CHIP_CARRIZO:
300 amdgpu_device_program_register_sequence(adev,
301 cz_mgcg_cgcg_init,
302 ARRAY_SIZE(cz_mgcg_cgcg_init));
303 break;
304 case CHIP_STONEY:
305 amdgpu_device_program_register_sequence(adev,
306 stoney_mgcg_cgcg_init,
307 ARRAY_SIZE(stoney_mgcg_cgcg_init));
308 break;
309 case CHIP_POLARIS10:
310 case CHIP_POLARIS11:
311 case CHIP_POLARIS12:
312 case CHIP_VEGAM:
313 default:
314 break;
315 }
316 mutex_unlock(&adev->grbm_idx_mutex);
317}
318
319/**
320 * vi_get_xclk - get the xclk
321 *
322 * @adev: amdgpu_device pointer
323 *
324 * Returns the reference clock used by the gfx engine
325 * (VI).
326 */
327static u32 vi_get_xclk(struct amdgpu_device *adev)
328{
329 u32 reference_clock = adev->clock.spll.reference_freq;
330 u32 tmp;
331
332 if (adev->flags & AMD_IS_APU)
333 return reference_clock;
334
335 tmp = RREG32_SMC(ixCG_CLKPIN_CNTL_2);
336 if (REG_GET_FIELD(tmp, CG_CLKPIN_CNTL_2, MUX_TCLK_TO_XCLK))
337 return 1000;
338
339 tmp = RREG32_SMC(ixCG_CLKPIN_CNTL);
340 if (REG_GET_FIELD(tmp, CG_CLKPIN_CNTL, XTALIN_DIVIDE))
341 return reference_clock / 4;
342
343 return reference_clock;
344}
345
346/**
347 * vi_srbm_select - select specific register instances
348 *
349 * @adev: amdgpu_device pointer
350 * @me: selected ME (micro engine)
351 * @pipe: pipe
352 * @queue: queue
353 * @vmid: VMID
354 *
355 * Switches the currently active registers instances. Some
356 * registers are instanced per VMID, others are instanced per
357 * me/pipe/queue combination.
358 */
359void vi_srbm_select(struct amdgpu_device *adev,
360 u32 me, u32 pipe, u32 queue, u32 vmid)
361{
362 u32 srbm_gfx_cntl = 0;
363 srbm_gfx_cntl = REG_SET_FIELD(srbm_gfx_cntl, SRBM_GFX_CNTL, PIPEID, pipe);
364 srbm_gfx_cntl = REG_SET_FIELD(srbm_gfx_cntl, SRBM_GFX_CNTL, MEID, me);
365 srbm_gfx_cntl = REG_SET_FIELD(srbm_gfx_cntl, SRBM_GFX_CNTL, VMID, vmid);
366 srbm_gfx_cntl = REG_SET_FIELD(srbm_gfx_cntl, SRBM_GFX_CNTL, QUEUEID, queue);
367 WREG32(mmSRBM_GFX_CNTL, srbm_gfx_cntl);
368}
369
370static void vi_vga_set_state(struct amdgpu_device *adev, bool state)
371{
372 /* todo */
373}
374
375static bool vi_read_disabled_bios(struct amdgpu_device *adev)
376{
377 u32 bus_cntl;
378 u32 d1vga_control = 0;
379 u32 d2vga_control = 0;
380 u32 vga_render_control = 0;
381 u32 rom_cntl;
382 bool r;
383
384 bus_cntl = RREG32(mmBUS_CNTL);
385 if (adev->mode_info.num_crtc) {
386 d1vga_control = RREG32(mmD1VGA_CONTROL);
387 d2vga_control = RREG32(mmD2VGA_CONTROL);
388 vga_render_control = RREG32(mmVGA_RENDER_CONTROL);
389 }
390 rom_cntl = RREG32_SMC(ixROM_CNTL);
391
392 /* enable the rom */
393 WREG32(mmBUS_CNTL, (bus_cntl & ~BUS_CNTL__BIOS_ROM_DIS_MASK));
394 if (adev->mode_info.num_crtc) {
395 /* Disable VGA mode */
396 WREG32(mmD1VGA_CONTROL,
397 (d1vga_control & ~(D1VGA_CONTROL__D1VGA_MODE_ENABLE_MASK |
398 D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK)));
399 WREG32(mmD2VGA_CONTROL,
400 (d2vga_control & ~(D2VGA_CONTROL__D2VGA_MODE_ENABLE_MASK |
401 D2VGA_CONTROL__D2VGA_TIMING_SELECT_MASK)));
402 WREG32(mmVGA_RENDER_CONTROL,
403 (vga_render_control & ~VGA_RENDER_CONTROL__VGA_VSTATUS_CNTL_MASK));
404 }
405 WREG32_SMC(ixROM_CNTL, rom_cntl | ROM_CNTL__SCK_OVERWRITE_MASK);
406
407 r = amdgpu_read_bios(adev);
408
409 /* restore regs */
410 WREG32(mmBUS_CNTL, bus_cntl);
411 if (adev->mode_info.num_crtc) {
412 WREG32(mmD1VGA_CONTROL, d1vga_control);
413 WREG32(mmD2VGA_CONTROL, d2vga_control);
414 WREG32(mmVGA_RENDER_CONTROL, vga_render_control);
415 }
416 WREG32_SMC(ixROM_CNTL, rom_cntl);
417 return r;
418}
419
420static bool vi_read_bios_from_rom(struct amdgpu_device *adev,
421 u8 *bios, u32 length_bytes)
422{
423 u32 *dw_ptr;
424 unsigned long flags;
425 u32 i, length_dw;
426
427 if (bios == NULL)
428 return false;
429 if (length_bytes == 0)
430 return false;
431 /* APU vbios image is part of sbios image */
432 if (adev->flags & AMD_IS_APU)
433 return false;
434
435 dw_ptr = (u32 *)bios;
436 length_dw = ALIGN(length_bytes, 4) / 4;
437 /* take the smc lock since we are using the smc index */
438 spin_lock_irqsave(&adev->smc_idx_lock, flags);
439 /* set rom index to 0 */
440 WREG32(mmSMC_IND_INDEX_11, ixROM_INDEX);
441 WREG32(mmSMC_IND_DATA_11, 0);
442 /* set index to data for continous read */
443 WREG32(mmSMC_IND_INDEX_11, ixROM_DATA);
444 for (i = 0; i < length_dw; i++)
445 dw_ptr[i] = RREG32(mmSMC_IND_DATA_11);
446 spin_unlock_irqrestore(&adev->smc_idx_lock, flags);
447
448 return true;
449}
450
451static const struct amdgpu_allowed_register_entry vi_allowed_read_registers[] = {
452 {mmGRBM_STATUS},
453 {mmGRBM_STATUS2},
454 {mmGRBM_STATUS_SE0},
455 {mmGRBM_STATUS_SE1},
456 {mmGRBM_STATUS_SE2},
457 {mmGRBM_STATUS_SE3},
458 {mmSRBM_STATUS},
459 {mmSRBM_STATUS2},
460 {mmSRBM_STATUS3},
461 {mmSDMA0_STATUS_REG + SDMA0_REGISTER_OFFSET},
462 {mmSDMA0_STATUS_REG + SDMA1_REGISTER_OFFSET},
463 {mmCP_STAT},
464 {mmCP_STALLED_STAT1},
465 {mmCP_STALLED_STAT2},
466 {mmCP_STALLED_STAT3},
467 {mmCP_CPF_BUSY_STAT},
468 {mmCP_CPF_STALLED_STAT1},
469 {mmCP_CPF_STATUS},
470 {mmCP_CPC_BUSY_STAT},
471 {mmCP_CPC_STALLED_STAT1},
472 {mmCP_CPC_STATUS},
473 {mmGB_ADDR_CONFIG},
474 {mmMC_ARB_RAMCFG},
475 {mmGB_TILE_MODE0},
476 {mmGB_TILE_MODE1},
477 {mmGB_TILE_MODE2},
478 {mmGB_TILE_MODE3},
479 {mmGB_TILE_MODE4},
480 {mmGB_TILE_MODE5},
481 {mmGB_TILE_MODE6},
482 {mmGB_TILE_MODE7},
483 {mmGB_TILE_MODE8},
484 {mmGB_TILE_MODE9},
485 {mmGB_TILE_MODE10},
486 {mmGB_TILE_MODE11},
487 {mmGB_TILE_MODE12},
488 {mmGB_TILE_MODE13},
489 {mmGB_TILE_MODE14},
490 {mmGB_TILE_MODE15},
491 {mmGB_TILE_MODE16},
492 {mmGB_TILE_MODE17},
493 {mmGB_TILE_MODE18},
494 {mmGB_TILE_MODE19},
495 {mmGB_TILE_MODE20},
496 {mmGB_TILE_MODE21},
497 {mmGB_TILE_MODE22},
498 {mmGB_TILE_MODE23},
499 {mmGB_TILE_MODE24},
500 {mmGB_TILE_MODE25},
501 {mmGB_TILE_MODE26},
502 {mmGB_TILE_MODE27},
503 {mmGB_TILE_MODE28},
504 {mmGB_TILE_MODE29},
505 {mmGB_TILE_MODE30},
506 {mmGB_TILE_MODE31},
507 {mmGB_MACROTILE_MODE0},
508 {mmGB_MACROTILE_MODE1},
509 {mmGB_MACROTILE_MODE2},
510 {mmGB_MACROTILE_MODE3},
511 {mmGB_MACROTILE_MODE4},
512 {mmGB_MACROTILE_MODE5},
513 {mmGB_MACROTILE_MODE6},
514 {mmGB_MACROTILE_MODE7},
515 {mmGB_MACROTILE_MODE8},
516 {mmGB_MACROTILE_MODE9},
517 {mmGB_MACROTILE_MODE10},
518 {mmGB_MACROTILE_MODE11},
519 {mmGB_MACROTILE_MODE12},
520 {mmGB_MACROTILE_MODE13},
521 {mmGB_MACROTILE_MODE14},
522 {mmGB_MACROTILE_MODE15},
523 {mmCC_RB_BACKEND_DISABLE, true},
524 {mmGC_USER_RB_BACKEND_DISABLE, true},
525 {mmGB_BACKEND_MAP, false},
526 {mmPA_SC_RASTER_CONFIG, true},
527 {mmPA_SC_RASTER_CONFIG_1, true},
528};
529
530static uint32_t vi_get_register_value(struct amdgpu_device *adev,
531 bool indexed, u32 se_num,
532 u32 sh_num, u32 reg_offset)
533{
534 if (indexed) {
535 uint32_t val;
536 unsigned se_idx = (se_num == 0xffffffff) ? 0 : se_num;
537 unsigned sh_idx = (sh_num == 0xffffffff) ? 0 : sh_num;
538
539 switch (reg_offset) {
540 case mmCC_RB_BACKEND_DISABLE:
541 return adev->gfx.config.rb_config[se_idx][sh_idx].rb_backend_disable;
542 case mmGC_USER_RB_BACKEND_DISABLE:
543 return adev->gfx.config.rb_config[se_idx][sh_idx].user_rb_backend_disable;
544 case mmPA_SC_RASTER_CONFIG:
545 return adev->gfx.config.rb_config[se_idx][sh_idx].raster_config;
546 case mmPA_SC_RASTER_CONFIG_1:
547 return adev->gfx.config.rb_config[se_idx][sh_idx].raster_config_1;
548 }
549
550 mutex_lock(&adev->grbm_idx_mutex);
551 if (se_num != 0xffffffff || sh_num != 0xffffffff)
552 amdgpu_gfx_select_se_sh(adev, se_num, sh_num, 0xffffffff);
553
554 val = RREG32(reg_offset);
555
556 if (se_num != 0xffffffff || sh_num != 0xffffffff)
557 amdgpu_gfx_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff);
558 mutex_unlock(&adev->grbm_idx_mutex);
559 return val;
560 } else {
561 unsigned idx;
562
563 switch (reg_offset) {
564 case mmGB_ADDR_CONFIG:
565 return adev->gfx.config.gb_addr_config;
566 case mmMC_ARB_RAMCFG:
567 return adev->gfx.config.mc_arb_ramcfg;
568 case mmGB_TILE_MODE0:
569 case mmGB_TILE_MODE1:
570 case mmGB_TILE_MODE2:
571 case mmGB_TILE_MODE3:
572 case mmGB_TILE_MODE4:
573 case mmGB_TILE_MODE5:
574 case mmGB_TILE_MODE6:
575 case mmGB_TILE_MODE7:
576 case mmGB_TILE_MODE8:
577 case mmGB_TILE_MODE9:
578 case mmGB_TILE_MODE10:
579 case mmGB_TILE_MODE11:
580 case mmGB_TILE_MODE12:
581 case mmGB_TILE_MODE13:
582 case mmGB_TILE_MODE14:
583 case mmGB_TILE_MODE15:
584 case mmGB_TILE_MODE16:
585 case mmGB_TILE_MODE17:
586 case mmGB_TILE_MODE18:
587 case mmGB_TILE_MODE19:
588 case mmGB_TILE_MODE20:
589 case mmGB_TILE_MODE21:
590 case mmGB_TILE_MODE22:
591 case mmGB_TILE_MODE23:
592 case mmGB_TILE_MODE24:
593 case mmGB_TILE_MODE25:
594 case mmGB_TILE_MODE26:
595 case mmGB_TILE_MODE27:
596 case mmGB_TILE_MODE28:
597 case mmGB_TILE_MODE29:
598 case mmGB_TILE_MODE30:
599 case mmGB_TILE_MODE31:
600 idx = (reg_offset - mmGB_TILE_MODE0);
601 return adev->gfx.config.tile_mode_array[idx];
602 case mmGB_MACROTILE_MODE0:
603 case mmGB_MACROTILE_MODE1:
604 case mmGB_MACROTILE_MODE2:
605 case mmGB_MACROTILE_MODE3:
606 case mmGB_MACROTILE_MODE4:
607 case mmGB_MACROTILE_MODE5:
608 case mmGB_MACROTILE_MODE6:
609 case mmGB_MACROTILE_MODE7:
610 case mmGB_MACROTILE_MODE8:
611 case mmGB_MACROTILE_MODE9:
612 case mmGB_MACROTILE_MODE10:
613 case mmGB_MACROTILE_MODE11:
614 case mmGB_MACROTILE_MODE12:
615 case mmGB_MACROTILE_MODE13:
616 case mmGB_MACROTILE_MODE14:
617 case mmGB_MACROTILE_MODE15:
618 idx = (reg_offset - mmGB_MACROTILE_MODE0);
619 return adev->gfx.config.macrotile_mode_array[idx];
620 default:
621 return RREG32(reg_offset);
622 }
623 }
624}
625
626static int vi_read_register(struct amdgpu_device *adev, u32 se_num,
627 u32 sh_num, u32 reg_offset, u32 *value)
628{
629 uint32_t i;
630
631 *value = 0;
632 for (i = 0; i < ARRAY_SIZE(vi_allowed_read_registers); i++) {
633 bool indexed = vi_allowed_read_registers[i].grbm_indexed;
634
635 if (reg_offset != vi_allowed_read_registers[i].reg_offset)
636 continue;
637
638 *value = vi_get_register_value(adev, indexed, se_num, sh_num,
639 reg_offset);
640 return 0;
641 }
642 return -EINVAL;
643}
644
645static int vi_gpu_pci_config_reset(struct amdgpu_device *adev)
646{
647 u32 i;
648
649 dev_info(adev->dev, "GPU pci config reset\n");
650
651 /* disable BM */
652 pci_clear_master(adev->pdev);
653 /* reset */
654 amdgpu_device_pci_config_reset(adev);
655
656 udelay(100);
657
658 /* wait for asic to come out of reset */
659 for (i = 0; i < adev->usec_timeout; i++) {
660 if (RREG32(mmCONFIG_MEMSIZE) != 0xffffffff) {
661 /* enable BM */
662 pci_set_master(adev->pdev);
663 adev->has_hw_reset = true;
664 return 0;
665 }
666 udelay(1);
667 }
668 return -EINVAL;
669}
670
671/**
672 * vi_asic_pci_config_reset - soft reset GPU
673 *
674 * @adev: amdgpu_device pointer
675 *
676 * Use PCI Config method to reset the GPU.
677 *
678 * Returns 0 for success.
679 */
680static int vi_asic_pci_config_reset(struct amdgpu_device *adev)
681{
682 int r;
683
684 amdgpu_atombios_scratch_regs_engine_hung(adev, true);
685
686 r = vi_gpu_pci_config_reset(adev);
687
688 amdgpu_atombios_scratch_regs_engine_hung(adev, false);
689
690 return r;
691}
692
693static bool vi_asic_supports_baco(struct amdgpu_device *adev)
694{
695 switch (adev->asic_type) {
696 case CHIP_FIJI:
697 case CHIP_TONGA:
698 case CHIP_POLARIS10:
699 case CHIP_POLARIS11:
700 case CHIP_POLARIS12:
701 case CHIP_TOPAZ:
702 return amdgpu_dpm_is_baco_supported(adev);
703 default:
704 return false;
705 }
706}
707
708static enum amd_reset_method
709vi_asic_reset_method(struct amdgpu_device *adev)
710{
711 bool baco_reset;
712
713 if (amdgpu_reset_method == AMD_RESET_METHOD_LEGACY ||
714 amdgpu_reset_method == AMD_RESET_METHOD_BACO)
715 return amdgpu_reset_method;
716
717 if (amdgpu_reset_method != -1)
718 dev_warn(adev->dev, "Specified reset method:%d isn't supported, using AUTO instead.\n",
719 amdgpu_reset_method);
720
721 switch (adev->asic_type) {
722 case CHIP_FIJI:
723 case CHIP_TONGA:
724 case CHIP_POLARIS10:
725 case CHIP_POLARIS11:
726 case CHIP_POLARIS12:
727 case CHIP_TOPAZ:
728 baco_reset = amdgpu_dpm_is_baco_supported(adev);
729 break;
730 default:
731 baco_reset = false;
732 break;
733 }
734
735 if (baco_reset)
736 return AMD_RESET_METHOD_BACO;
737 else
738 return AMD_RESET_METHOD_LEGACY;
739}
740
741/**
742 * vi_asic_reset - soft reset GPU
743 *
744 * @adev: amdgpu_device pointer
745 *
746 * Look up which blocks are hung and attempt
747 * to reset them.
748 * Returns 0 for success.
749 */
750static int vi_asic_reset(struct amdgpu_device *adev)
751{
752 int r;
753
754 if (vi_asic_reset_method(adev) == AMD_RESET_METHOD_BACO) {
755 r = amdgpu_dpm_baco_reset(adev);
756 } else {
757 r = vi_asic_pci_config_reset(adev);
758 }
759
760 return r;
761}
762
763static u32 vi_get_config_memsize(struct amdgpu_device *adev)
764{
765 return RREG32(mmCONFIG_MEMSIZE);
766}
767
768static int vi_set_uvd_clock(struct amdgpu_device *adev, u32 clock,
769 u32 cntl_reg, u32 status_reg)
770{
771 int r, i;
772 struct atom_clock_dividers dividers;
773 uint32_t tmp;
774
775 r = amdgpu_atombios_get_clock_dividers(adev,
776 COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK,
777 clock, false, ÷rs);
778 if (r)
779 return r;
780
781 tmp = RREG32_SMC(cntl_reg);
782
783 if (adev->flags & AMD_IS_APU)
784 tmp &= ~CG_DCLK_CNTL__DCLK_DIVIDER_MASK;
785 else
786 tmp &= ~(CG_DCLK_CNTL__DCLK_DIR_CNTL_EN_MASK |
787 CG_DCLK_CNTL__DCLK_DIVIDER_MASK);
788 tmp |= dividers.post_divider;
789 WREG32_SMC(cntl_reg, tmp);
790
791 for (i = 0; i < 100; i++) {
792 tmp = RREG32_SMC(status_reg);
793 if (adev->flags & AMD_IS_APU) {
794 if (tmp & 0x10000)
795 break;
796 } else {
797 if (tmp & CG_DCLK_STATUS__DCLK_STATUS_MASK)
798 break;
799 }
800 mdelay(10);
801 }
802 if (i == 100)
803 return -ETIMEDOUT;
804 return 0;
805}
806
807#define ixGNB_CLK1_DFS_CNTL 0xD82200F0
808#define ixGNB_CLK1_STATUS 0xD822010C
809#define ixGNB_CLK2_DFS_CNTL 0xD8220110
810#define ixGNB_CLK2_STATUS 0xD822012C
811#define ixGNB_CLK3_DFS_CNTL 0xD8220130
812#define ixGNB_CLK3_STATUS 0xD822014C
813
814static int vi_set_uvd_clocks(struct amdgpu_device *adev, u32 vclk, u32 dclk)
815{
816 int r;
817
818 if (adev->flags & AMD_IS_APU) {
819 r = vi_set_uvd_clock(adev, vclk, ixGNB_CLK2_DFS_CNTL, ixGNB_CLK2_STATUS);
820 if (r)
821 return r;
822
823 r = vi_set_uvd_clock(adev, dclk, ixGNB_CLK1_DFS_CNTL, ixGNB_CLK1_STATUS);
824 if (r)
825 return r;
826 } else {
827 r = vi_set_uvd_clock(adev, vclk, ixCG_VCLK_CNTL, ixCG_VCLK_STATUS);
828 if (r)
829 return r;
830
831 r = vi_set_uvd_clock(adev, dclk, ixCG_DCLK_CNTL, ixCG_DCLK_STATUS);
832 if (r)
833 return r;
834 }
835
836 return 0;
837}
838
839static int vi_set_vce_clocks(struct amdgpu_device *adev, u32 evclk, u32 ecclk)
840{
841 int r, i;
842 struct atom_clock_dividers dividers;
843 u32 tmp;
844 u32 reg_ctrl;
845 u32 reg_status;
846 u32 status_mask;
847 u32 reg_mask;
848
849 if (adev->flags & AMD_IS_APU) {
850 reg_ctrl = ixGNB_CLK3_DFS_CNTL;
851 reg_status = ixGNB_CLK3_STATUS;
852 status_mask = 0x00010000;
853 reg_mask = CG_ECLK_CNTL__ECLK_DIVIDER_MASK;
854 } else {
855 reg_ctrl = ixCG_ECLK_CNTL;
856 reg_status = ixCG_ECLK_STATUS;
857 status_mask = CG_ECLK_STATUS__ECLK_STATUS_MASK;
858 reg_mask = CG_ECLK_CNTL__ECLK_DIR_CNTL_EN_MASK | CG_ECLK_CNTL__ECLK_DIVIDER_MASK;
859 }
860
861 r = amdgpu_atombios_get_clock_dividers(adev,
862 COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK,
863 ecclk, false, ÷rs);
864 if (r)
865 return r;
866
867 for (i = 0; i < 100; i++) {
868 if (RREG32_SMC(reg_status) & status_mask)
869 break;
870 mdelay(10);
871 }
872
873 if (i == 100)
874 return -ETIMEDOUT;
875
876 tmp = RREG32_SMC(reg_ctrl);
877 tmp &= ~reg_mask;
878 tmp |= dividers.post_divider;
879 WREG32_SMC(reg_ctrl, tmp);
880
881 for (i = 0; i < 100; i++) {
882 if (RREG32_SMC(reg_status) & status_mask)
883 break;
884 mdelay(10);
885 }
886
887 if (i == 100)
888 return -ETIMEDOUT;
889
890 return 0;
891}
892
893static void vi_pcie_gen3_enable(struct amdgpu_device *adev)
894{
895 if (pci_is_root_bus(adev->pdev->bus))
896 return;
897
898 if (amdgpu_pcie_gen2 == 0)
899 return;
900
901 if (adev->flags & AMD_IS_APU)
902 return;
903
904 if (!(adev->pm.pcie_gen_mask & (CAIL_PCIE_LINK_SPEED_SUPPORT_GEN2 |
905 CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3)))
906 return;
907
908 /* todo */
909}
910
911static void vi_program_aspm(struct amdgpu_device *adev)
912{
913
914 if (amdgpu_aspm == 0)
915 return;
916
917 /* todo */
918}
919
920static void vi_enable_doorbell_aperture(struct amdgpu_device *adev,
921 bool enable)
922{
923 u32 tmp;
924
925 /* not necessary on CZ */
926 if (adev->flags & AMD_IS_APU)
927 return;
928
929 tmp = RREG32(mmBIF_DOORBELL_APER_EN);
930 if (enable)
931 tmp = REG_SET_FIELD(tmp, BIF_DOORBELL_APER_EN, BIF_DOORBELL_APER_EN, 1);
932 else
933 tmp = REG_SET_FIELD(tmp, BIF_DOORBELL_APER_EN, BIF_DOORBELL_APER_EN, 0);
934
935 WREG32(mmBIF_DOORBELL_APER_EN, tmp);
936}
937
938#define ATI_REV_ID_FUSE_MACRO__ADDRESS 0xC0014044
939#define ATI_REV_ID_FUSE_MACRO__SHIFT 9
940#define ATI_REV_ID_FUSE_MACRO__MASK 0x00001E00
941
942static uint32_t vi_get_rev_id(struct amdgpu_device *adev)
943{
944 if (adev->flags & AMD_IS_APU)
945 return (RREG32_SMC(ATI_REV_ID_FUSE_MACRO__ADDRESS) & ATI_REV_ID_FUSE_MACRO__MASK)
946 >> ATI_REV_ID_FUSE_MACRO__SHIFT;
947 else
948 return (RREG32(mmPCIE_EFUSE4) & PCIE_EFUSE4__STRAP_BIF_ATI_REV_ID_MASK)
949 >> PCIE_EFUSE4__STRAP_BIF_ATI_REV_ID__SHIFT;
950}
951
952static void vi_flush_hdp(struct amdgpu_device *adev, struct amdgpu_ring *ring)
953{
954 if (!ring || !ring->funcs->emit_wreg) {
955 WREG32(mmHDP_MEM_COHERENCY_FLUSH_CNTL, 1);
956 RREG32(mmHDP_MEM_COHERENCY_FLUSH_CNTL);
957 } else {
958 amdgpu_ring_emit_wreg(ring, mmHDP_MEM_COHERENCY_FLUSH_CNTL, 1);
959 }
960}
961
962static void vi_invalidate_hdp(struct amdgpu_device *adev,
963 struct amdgpu_ring *ring)
964{
965 if (!ring || !ring->funcs->emit_wreg) {
966 WREG32(mmHDP_DEBUG0, 1);
967 RREG32(mmHDP_DEBUG0);
968 } else {
969 amdgpu_ring_emit_wreg(ring, mmHDP_DEBUG0, 1);
970 }
971}
972
973static bool vi_need_full_reset(struct amdgpu_device *adev)
974{
975 switch (adev->asic_type) {
976 case CHIP_CARRIZO:
977 case CHIP_STONEY:
978 /* CZ has hang issues with full reset at the moment */
979 return false;
980 case CHIP_FIJI:
981 case CHIP_TONGA:
982 /* XXX: soft reset should work on fiji and tonga */
983 return true;
984 case CHIP_POLARIS10:
985 case CHIP_POLARIS11:
986 case CHIP_POLARIS12:
987 case CHIP_TOPAZ:
988 default:
989 /* change this when we support soft reset */
990 return true;
991 }
992}
993
994static void vi_get_pcie_usage(struct amdgpu_device *adev, uint64_t *count0,
995 uint64_t *count1)
996{
997 uint32_t perfctr = 0;
998 uint64_t cnt0_of, cnt1_of;
999 int tmp;
1000
1001 /* This reports 0 on APUs, so return to avoid writing/reading registers
1002 * that may or may not be different from their GPU counterparts
1003 */
1004 if (adev->flags & AMD_IS_APU)
1005 return;
1006
1007 /* Set the 2 events that we wish to watch, defined above */
1008 /* Reg 40 is # received msgs, Reg 104 is # of posted requests sent */
1009 perfctr = REG_SET_FIELD(perfctr, PCIE_PERF_CNTL_TXCLK, EVENT0_SEL, 40);
1010 perfctr = REG_SET_FIELD(perfctr, PCIE_PERF_CNTL_TXCLK, EVENT1_SEL, 104);
1011
1012 /* Write to enable desired perf counters */
1013 WREG32_PCIE(ixPCIE_PERF_CNTL_TXCLK, perfctr);
1014 /* Zero out and enable the perf counters
1015 * Write 0x5:
1016 * Bit 0 = Start all counters(1)
1017 * Bit 2 = Global counter reset enable(1)
1018 */
1019 WREG32_PCIE(ixPCIE_PERF_COUNT_CNTL, 0x00000005);
1020
1021 msleep(1000);
1022
1023 /* Load the shadow and disable the perf counters
1024 * Write 0x2:
1025 * Bit 0 = Stop counters(0)
1026 * Bit 1 = Load the shadow counters(1)
1027 */
1028 WREG32_PCIE(ixPCIE_PERF_COUNT_CNTL, 0x00000002);
1029
1030 /* Read register values to get any >32bit overflow */
1031 tmp = RREG32_PCIE(ixPCIE_PERF_CNTL_TXCLK);
1032 cnt0_of = REG_GET_FIELD(tmp, PCIE_PERF_CNTL_TXCLK, COUNTER0_UPPER);
1033 cnt1_of = REG_GET_FIELD(tmp, PCIE_PERF_CNTL_TXCLK, COUNTER1_UPPER);
1034
1035 /* Get the values and add the overflow */
1036 *count0 = RREG32_PCIE(ixPCIE_PERF_COUNT0_TXCLK) | (cnt0_of << 32);
1037 *count1 = RREG32_PCIE(ixPCIE_PERF_COUNT1_TXCLK) | (cnt1_of << 32);
1038}
1039
1040static uint64_t vi_get_pcie_replay_count(struct amdgpu_device *adev)
1041{
1042 uint64_t nak_r, nak_g;
1043
1044 /* Get the number of NAKs received and generated */
1045 nak_r = RREG32_PCIE(ixPCIE_RX_NUM_NAK);
1046 nak_g = RREG32_PCIE(ixPCIE_RX_NUM_NAK_GENERATED);
1047
1048 /* Add the total number of NAKs, i.e the number of replays */
1049 return (nak_r + nak_g);
1050}
1051
1052static bool vi_need_reset_on_init(struct amdgpu_device *adev)
1053{
1054 u32 clock_cntl, pc;
1055
1056 if (adev->flags & AMD_IS_APU)
1057 return false;
1058
1059 /* check if the SMC is already running */
1060 clock_cntl = RREG32_SMC(ixSMC_SYSCON_CLOCK_CNTL_0);
1061 pc = RREG32_SMC(ixSMC_PC_C);
1062 if ((0 == REG_GET_FIELD(clock_cntl, SMC_SYSCON_CLOCK_CNTL_0, ck_disable)) &&
1063 (0x20100 <= pc))
1064 return true;
1065
1066 return false;
1067}
1068
1069static const struct amdgpu_asic_funcs vi_asic_funcs =
1070{
1071 .read_disabled_bios = &vi_read_disabled_bios,
1072 .read_bios_from_rom = &vi_read_bios_from_rom,
1073 .read_register = &vi_read_register,
1074 .reset = &vi_asic_reset,
1075 .reset_method = &vi_asic_reset_method,
1076 .set_vga_state = &vi_vga_set_state,
1077 .get_xclk = &vi_get_xclk,
1078 .set_uvd_clocks = &vi_set_uvd_clocks,
1079 .set_vce_clocks = &vi_set_vce_clocks,
1080 .get_config_memsize = &vi_get_config_memsize,
1081 .flush_hdp = &vi_flush_hdp,
1082 .invalidate_hdp = &vi_invalidate_hdp,
1083 .need_full_reset = &vi_need_full_reset,
1084 .init_doorbell_index = &legacy_doorbell_index_init,
1085 .get_pcie_usage = &vi_get_pcie_usage,
1086 .need_reset_on_init = &vi_need_reset_on_init,
1087 .get_pcie_replay_count = &vi_get_pcie_replay_count,
1088 .supports_baco = &vi_asic_supports_baco,
1089};
1090
1091#define CZ_REV_BRISTOL(rev) \
1092 ((rev >= 0xC8 && rev <= 0xCE) || (rev >= 0xE1 && rev <= 0xE6))
1093
1094static int vi_common_early_init(void *handle)
1095{
1096 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1097
1098 if (adev->flags & AMD_IS_APU) {
1099 adev->smc_rreg = &cz_smc_rreg;
1100 adev->smc_wreg = &cz_smc_wreg;
1101 } else {
1102 adev->smc_rreg = &vi_smc_rreg;
1103 adev->smc_wreg = &vi_smc_wreg;
1104 }
1105 adev->pcie_rreg = &vi_pcie_rreg;
1106 adev->pcie_wreg = &vi_pcie_wreg;
1107 adev->uvd_ctx_rreg = &vi_uvd_ctx_rreg;
1108 adev->uvd_ctx_wreg = &vi_uvd_ctx_wreg;
1109 adev->didt_rreg = &vi_didt_rreg;
1110 adev->didt_wreg = &vi_didt_wreg;
1111 adev->gc_cac_rreg = &vi_gc_cac_rreg;
1112 adev->gc_cac_wreg = &vi_gc_cac_wreg;
1113
1114 adev->asic_funcs = &vi_asic_funcs;
1115
1116 adev->rev_id = vi_get_rev_id(adev);
1117 adev->external_rev_id = 0xFF;
1118 switch (adev->asic_type) {
1119 case CHIP_TOPAZ:
1120 adev->cg_flags = 0;
1121 adev->pg_flags = 0;
1122 adev->external_rev_id = 0x1;
1123 break;
1124 case CHIP_FIJI:
1125 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1126 AMD_CG_SUPPORT_GFX_MGLS |
1127 AMD_CG_SUPPORT_GFX_RLC_LS |
1128 AMD_CG_SUPPORT_GFX_CP_LS |
1129 AMD_CG_SUPPORT_GFX_CGTS |
1130 AMD_CG_SUPPORT_GFX_CGTS_LS |
1131 AMD_CG_SUPPORT_GFX_CGCG |
1132 AMD_CG_SUPPORT_GFX_CGLS |
1133 AMD_CG_SUPPORT_SDMA_MGCG |
1134 AMD_CG_SUPPORT_SDMA_LS |
1135 AMD_CG_SUPPORT_BIF_LS |
1136 AMD_CG_SUPPORT_HDP_MGCG |
1137 AMD_CG_SUPPORT_HDP_LS |
1138 AMD_CG_SUPPORT_ROM_MGCG |
1139 AMD_CG_SUPPORT_MC_MGCG |
1140 AMD_CG_SUPPORT_MC_LS |
1141 AMD_CG_SUPPORT_UVD_MGCG;
1142 adev->pg_flags = 0;
1143 adev->external_rev_id = adev->rev_id + 0x3c;
1144 break;
1145 case CHIP_TONGA:
1146 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1147 AMD_CG_SUPPORT_GFX_CGCG |
1148 AMD_CG_SUPPORT_GFX_CGLS |
1149 AMD_CG_SUPPORT_SDMA_MGCG |
1150 AMD_CG_SUPPORT_SDMA_LS |
1151 AMD_CG_SUPPORT_BIF_LS |
1152 AMD_CG_SUPPORT_HDP_MGCG |
1153 AMD_CG_SUPPORT_HDP_LS |
1154 AMD_CG_SUPPORT_ROM_MGCG |
1155 AMD_CG_SUPPORT_MC_MGCG |
1156 AMD_CG_SUPPORT_MC_LS |
1157 AMD_CG_SUPPORT_DRM_LS |
1158 AMD_CG_SUPPORT_UVD_MGCG;
1159 adev->pg_flags = 0;
1160 adev->external_rev_id = adev->rev_id + 0x14;
1161 break;
1162 case CHIP_POLARIS11:
1163 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1164 AMD_CG_SUPPORT_GFX_RLC_LS |
1165 AMD_CG_SUPPORT_GFX_CP_LS |
1166 AMD_CG_SUPPORT_GFX_CGCG |
1167 AMD_CG_SUPPORT_GFX_CGLS |
1168 AMD_CG_SUPPORT_GFX_3D_CGCG |
1169 AMD_CG_SUPPORT_GFX_3D_CGLS |
1170 AMD_CG_SUPPORT_SDMA_MGCG |
1171 AMD_CG_SUPPORT_SDMA_LS |
1172 AMD_CG_SUPPORT_BIF_MGCG |
1173 AMD_CG_SUPPORT_BIF_LS |
1174 AMD_CG_SUPPORT_HDP_MGCG |
1175 AMD_CG_SUPPORT_HDP_LS |
1176 AMD_CG_SUPPORT_ROM_MGCG |
1177 AMD_CG_SUPPORT_MC_MGCG |
1178 AMD_CG_SUPPORT_MC_LS |
1179 AMD_CG_SUPPORT_DRM_LS |
1180 AMD_CG_SUPPORT_UVD_MGCG |
1181 AMD_CG_SUPPORT_VCE_MGCG;
1182 adev->pg_flags = 0;
1183 adev->external_rev_id = adev->rev_id + 0x5A;
1184 break;
1185 case CHIP_POLARIS10:
1186 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1187 AMD_CG_SUPPORT_GFX_RLC_LS |
1188 AMD_CG_SUPPORT_GFX_CP_LS |
1189 AMD_CG_SUPPORT_GFX_CGCG |
1190 AMD_CG_SUPPORT_GFX_CGLS |
1191 AMD_CG_SUPPORT_GFX_3D_CGCG |
1192 AMD_CG_SUPPORT_GFX_3D_CGLS |
1193 AMD_CG_SUPPORT_SDMA_MGCG |
1194 AMD_CG_SUPPORT_SDMA_LS |
1195 AMD_CG_SUPPORT_BIF_MGCG |
1196 AMD_CG_SUPPORT_BIF_LS |
1197 AMD_CG_SUPPORT_HDP_MGCG |
1198 AMD_CG_SUPPORT_HDP_LS |
1199 AMD_CG_SUPPORT_ROM_MGCG |
1200 AMD_CG_SUPPORT_MC_MGCG |
1201 AMD_CG_SUPPORT_MC_LS |
1202 AMD_CG_SUPPORT_DRM_LS |
1203 AMD_CG_SUPPORT_UVD_MGCG |
1204 AMD_CG_SUPPORT_VCE_MGCG;
1205 adev->pg_flags = 0;
1206 adev->external_rev_id = adev->rev_id + 0x50;
1207 break;
1208 case CHIP_POLARIS12:
1209 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1210 AMD_CG_SUPPORT_GFX_RLC_LS |
1211 AMD_CG_SUPPORT_GFX_CP_LS |
1212 AMD_CG_SUPPORT_GFX_CGCG |
1213 AMD_CG_SUPPORT_GFX_CGLS |
1214 AMD_CG_SUPPORT_GFX_3D_CGCG |
1215 AMD_CG_SUPPORT_GFX_3D_CGLS |
1216 AMD_CG_SUPPORT_SDMA_MGCG |
1217 AMD_CG_SUPPORT_SDMA_LS |
1218 AMD_CG_SUPPORT_BIF_MGCG |
1219 AMD_CG_SUPPORT_BIF_LS |
1220 AMD_CG_SUPPORT_HDP_MGCG |
1221 AMD_CG_SUPPORT_HDP_LS |
1222 AMD_CG_SUPPORT_ROM_MGCG |
1223 AMD_CG_SUPPORT_MC_MGCG |
1224 AMD_CG_SUPPORT_MC_LS |
1225 AMD_CG_SUPPORT_DRM_LS |
1226 AMD_CG_SUPPORT_UVD_MGCG |
1227 AMD_CG_SUPPORT_VCE_MGCG;
1228 adev->pg_flags = 0;
1229 adev->external_rev_id = adev->rev_id + 0x64;
1230 break;
1231 case CHIP_VEGAM:
1232 adev->cg_flags = 0;
1233 /*AMD_CG_SUPPORT_GFX_MGCG |
1234 AMD_CG_SUPPORT_GFX_RLC_LS |
1235 AMD_CG_SUPPORT_GFX_CP_LS |
1236 AMD_CG_SUPPORT_GFX_CGCG |
1237 AMD_CG_SUPPORT_GFX_CGLS |
1238 AMD_CG_SUPPORT_GFX_3D_CGCG |
1239 AMD_CG_SUPPORT_GFX_3D_CGLS |
1240 AMD_CG_SUPPORT_SDMA_MGCG |
1241 AMD_CG_SUPPORT_SDMA_LS |
1242 AMD_CG_SUPPORT_BIF_MGCG |
1243 AMD_CG_SUPPORT_BIF_LS |
1244 AMD_CG_SUPPORT_HDP_MGCG |
1245 AMD_CG_SUPPORT_HDP_LS |
1246 AMD_CG_SUPPORT_ROM_MGCG |
1247 AMD_CG_SUPPORT_MC_MGCG |
1248 AMD_CG_SUPPORT_MC_LS |
1249 AMD_CG_SUPPORT_DRM_LS |
1250 AMD_CG_SUPPORT_UVD_MGCG |
1251 AMD_CG_SUPPORT_VCE_MGCG;*/
1252 adev->pg_flags = 0;
1253 adev->external_rev_id = adev->rev_id + 0x6E;
1254 break;
1255 case CHIP_CARRIZO:
1256 adev->cg_flags = AMD_CG_SUPPORT_UVD_MGCG |
1257 AMD_CG_SUPPORT_GFX_MGCG |
1258 AMD_CG_SUPPORT_GFX_MGLS |
1259 AMD_CG_SUPPORT_GFX_RLC_LS |
1260 AMD_CG_SUPPORT_GFX_CP_LS |
1261 AMD_CG_SUPPORT_GFX_CGTS |
1262 AMD_CG_SUPPORT_GFX_CGTS_LS |
1263 AMD_CG_SUPPORT_GFX_CGCG |
1264 AMD_CG_SUPPORT_GFX_CGLS |
1265 AMD_CG_SUPPORT_BIF_LS |
1266 AMD_CG_SUPPORT_HDP_MGCG |
1267 AMD_CG_SUPPORT_HDP_LS |
1268 AMD_CG_SUPPORT_SDMA_MGCG |
1269 AMD_CG_SUPPORT_SDMA_LS |
1270 AMD_CG_SUPPORT_VCE_MGCG;
1271 /* rev0 hardware requires workarounds to support PG */
1272 adev->pg_flags = 0;
1273 if (adev->rev_id != 0x00 || CZ_REV_BRISTOL(adev->pdev->revision)) {
1274 adev->pg_flags |= AMD_PG_SUPPORT_GFX_SMG |
1275 AMD_PG_SUPPORT_GFX_PIPELINE |
1276 AMD_PG_SUPPORT_CP |
1277 AMD_PG_SUPPORT_UVD |
1278 AMD_PG_SUPPORT_VCE;
1279 }
1280 adev->external_rev_id = adev->rev_id + 0x1;
1281 break;
1282 case CHIP_STONEY:
1283 adev->cg_flags = AMD_CG_SUPPORT_UVD_MGCG |
1284 AMD_CG_SUPPORT_GFX_MGCG |
1285 AMD_CG_SUPPORT_GFX_MGLS |
1286 AMD_CG_SUPPORT_GFX_RLC_LS |
1287 AMD_CG_SUPPORT_GFX_CP_LS |
1288 AMD_CG_SUPPORT_GFX_CGTS |
1289 AMD_CG_SUPPORT_GFX_CGTS_LS |
1290 AMD_CG_SUPPORT_GFX_CGLS |
1291 AMD_CG_SUPPORT_BIF_LS |
1292 AMD_CG_SUPPORT_HDP_MGCG |
1293 AMD_CG_SUPPORT_HDP_LS |
1294 AMD_CG_SUPPORT_SDMA_MGCG |
1295 AMD_CG_SUPPORT_SDMA_LS |
1296 AMD_CG_SUPPORT_VCE_MGCG;
1297 adev->pg_flags = AMD_PG_SUPPORT_GFX_PG |
1298 AMD_PG_SUPPORT_GFX_SMG |
1299 AMD_PG_SUPPORT_GFX_PIPELINE |
1300 AMD_PG_SUPPORT_CP |
1301 AMD_PG_SUPPORT_UVD |
1302 AMD_PG_SUPPORT_VCE;
1303 adev->external_rev_id = adev->rev_id + 0x61;
1304 break;
1305 default:
1306 /* FIXME: not supported yet */
1307 return -EINVAL;
1308 }
1309
1310 if (amdgpu_sriov_vf(adev)) {
1311 amdgpu_virt_init_setting(adev);
1312 xgpu_vi_mailbox_set_irq_funcs(adev);
1313 }
1314
1315 return 0;
1316}
1317
1318static int vi_common_late_init(void *handle)
1319{
1320 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1321
1322 if (amdgpu_sriov_vf(adev))
1323 xgpu_vi_mailbox_get_irq(adev);
1324
1325 return 0;
1326}
1327
1328static int vi_common_sw_init(void *handle)
1329{
1330 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1331
1332 if (amdgpu_sriov_vf(adev))
1333 xgpu_vi_mailbox_add_irq_id(adev);
1334
1335 return 0;
1336}
1337
1338static int vi_common_sw_fini(void *handle)
1339{
1340 return 0;
1341}
1342
1343static int vi_common_hw_init(void *handle)
1344{
1345 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1346
1347 /* move the golden regs per IP block */
1348 vi_init_golden_registers(adev);
1349 /* enable pcie gen2/3 link */
1350 vi_pcie_gen3_enable(adev);
1351 /* enable aspm */
1352 vi_program_aspm(adev);
1353 /* enable the doorbell aperture */
1354 vi_enable_doorbell_aperture(adev, true);
1355
1356 return 0;
1357}
1358
1359static int vi_common_hw_fini(void *handle)
1360{
1361 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1362
1363 /* enable the doorbell aperture */
1364 vi_enable_doorbell_aperture(adev, false);
1365
1366 if (amdgpu_sriov_vf(adev))
1367 xgpu_vi_mailbox_put_irq(adev);
1368
1369 return 0;
1370}
1371
1372static int vi_common_suspend(void *handle)
1373{
1374 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1375
1376 return vi_common_hw_fini(adev);
1377}
1378
1379static int vi_common_resume(void *handle)
1380{
1381 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1382
1383 return vi_common_hw_init(adev);
1384}
1385
1386static bool vi_common_is_idle(void *handle)
1387{
1388 return true;
1389}
1390
1391static int vi_common_wait_for_idle(void *handle)
1392{
1393 return 0;
1394}
1395
1396static int vi_common_soft_reset(void *handle)
1397{
1398 return 0;
1399}
1400
1401static void vi_update_bif_medium_grain_light_sleep(struct amdgpu_device *adev,
1402 bool enable)
1403{
1404 uint32_t temp, data;
1405
1406 temp = data = RREG32_PCIE(ixPCIE_CNTL2);
1407
1408 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_BIF_LS))
1409 data |= PCIE_CNTL2__SLV_MEM_LS_EN_MASK |
1410 PCIE_CNTL2__MST_MEM_LS_EN_MASK |
1411 PCIE_CNTL2__REPLAY_MEM_LS_EN_MASK;
1412 else
1413 data &= ~(PCIE_CNTL2__SLV_MEM_LS_EN_MASK |
1414 PCIE_CNTL2__MST_MEM_LS_EN_MASK |
1415 PCIE_CNTL2__REPLAY_MEM_LS_EN_MASK);
1416
1417 if (temp != data)
1418 WREG32_PCIE(ixPCIE_CNTL2, data);
1419}
1420
1421static void vi_update_hdp_medium_grain_clock_gating(struct amdgpu_device *adev,
1422 bool enable)
1423{
1424 uint32_t temp, data;
1425
1426 temp = data = RREG32(mmHDP_HOST_PATH_CNTL);
1427
1428 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_HDP_MGCG))
1429 data &= ~HDP_HOST_PATH_CNTL__CLOCK_GATING_DIS_MASK;
1430 else
1431 data |= HDP_HOST_PATH_CNTL__CLOCK_GATING_DIS_MASK;
1432
1433 if (temp != data)
1434 WREG32(mmHDP_HOST_PATH_CNTL, data);
1435}
1436
1437static void vi_update_hdp_light_sleep(struct amdgpu_device *adev,
1438 bool enable)
1439{
1440 uint32_t temp, data;
1441
1442 temp = data = RREG32(mmHDP_MEM_POWER_LS);
1443
1444 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_HDP_LS))
1445 data |= HDP_MEM_POWER_LS__LS_ENABLE_MASK;
1446 else
1447 data &= ~HDP_MEM_POWER_LS__LS_ENABLE_MASK;
1448
1449 if (temp != data)
1450 WREG32(mmHDP_MEM_POWER_LS, data);
1451}
1452
1453static void vi_update_drm_light_sleep(struct amdgpu_device *adev,
1454 bool enable)
1455{
1456 uint32_t temp, data;
1457
1458 temp = data = RREG32(0x157a);
1459
1460 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_DRM_LS))
1461 data |= 1;
1462 else
1463 data &= ~1;
1464
1465 if (temp != data)
1466 WREG32(0x157a, data);
1467}
1468
1469
1470static void vi_update_rom_medium_grain_clock_gating(struct amdgpu_device *adev,
1471 bool enable)
1472{
1473 uint32_t temp, data;
1474
1475 temp = data = RREG32_SMC(ixCGTT_ROM_CLK_CTRL0);
1476
1477 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_ROM_MGCG))
1478 data &= ~(CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK |
1479 CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1_MASK);
1480 else
1481 data |= CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK |
1482 CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1_MASK;
1483
1484 if (temp != data)
1485 WREG32_SMC(ixCGTT_ROM_CLK_CTRL0, data);
1486}
1487
1488static int vi_common_set_clockgating_state_by_smu(void *handle,
1489 enum amd_clockgating_state state)
1490{
1491 uint32_t msg_id, pp_state = 0;
1492 uint32_t pp_support_state = 0;
1493 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1494
1495 if (adev->cg_flags & (AMD_CG_SUPPORT_MC_LS | AMD_CG_SUPPORT_MC_MGCG)) {
1496 if (adev->cg_flags & AMD_CG_SUPPORT_MC_LS) {
1497 pp_support_state = PP_STATE_SUPPORT_LS;
1498 pp_state = PP_STATE_LS;
1499 }
1500 if (adev->cg_flags & AMD_CG_SUPPORT_MC_MGCG) {
1501 pp_support_state |= PP_STATE_SUPPORT_CG;
1502 pp_state |= PP_STATE_CG;
1503 }
1504 if (state == AMD_CG_STATE_UNGATE)
1505 pp_state = 0;
1506 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,
1507 PP_BLOCK_SYS_MC,
1508 pp_support_state,
1509 pp_state);
1510 if (adev->powerplay.pp_funcs->set_clockgating_by_smu)
1511 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);
1512 }
1513
1514 if (adev->cg_flags & (AMD_CG_SUPPORT_SDMA_LS | AMD_CG_SUPPORT_SDMA_MGCG)) {
1515 if (adev->cg_flags & AMD_CG_SUPPORT_SDMA_LS) {
1516 pp_support_state = PP_STATE_SUPPORT_LS;
1517 pp_state = PP_STATE_LS;
1518 }
1519 if (adev->cg_flags & AMD_CG_SUPPORT_SDMA_MGCG) {
1520 pp_support_state |= PP_STATE_SUPPORT_CG;
1521 pp_state |= PP_STATE_CG;
1522 }
1523 if (state == AMD_CG_STATE_UNGATE)
1524 pp_state = 0;
1525 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,
1526 PP_BLOCK_SYS_SDMA,
1527 pp_support_state,
1528 pp_state);
1529 if (adev->powerplay.pp_funcs->set_clockgating_by_smu)
1530 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);
1531 }
1532
1533 if (adev->cg_flags & (AMD_CG_SUPPORT_HDP_LS | AMD_CG_SUPPORT_HDP_MGCG)) {
1534 if (adev->cg_flags & AMD_CG_SUPPORT_HDP_LS) {
1535 pp_support_state = PP_STATE_SUPPORT_LS;
1536 pp_state = PP_STATE_LS;
1537 }
1538 if (adev->cg_flags & AMD_CG_SUPPORT_HDP_MGCG) {
1539 pp_support_state |= PP_STATE_SUPPORT_CG;
1540 pp_state |= PP_STATE_CG;
1541 }
1542 if (state == AMD_CG_STATE_UNGATE)
1543 pp_state = 0;
1544 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,
1545 PP_BLOCK_SYS_HDP,
1546 pp_support_state,
1547 pp_state);
1548 if (adev->powerplay.pp_funcs->set_clockgating_by_smu)
1549 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);
1550 }
1551
1552
1553 if (adev->cg_flags & AMD_CG_SUPPORT_BIF_LS) {
1554 if (state == AMD_CG_STATE_UNGATE)
1555 pp_state = 0;
1556 else
1557 pp_state = PP_STATE_LS;
1558
1559 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,
1560 PP_BLOCK_SYS_BIF,
1561 PP_STATE_SUPPORT_LS,
1562 pp_state);
1563 if (adev->powerplay.pp_funcs->set_clockgating_by_smu)
1564 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);
1565 }
1566 if (adev->cg_flags & AMD_CG_SUPPORT_BIF_MGCG) {
1567 if (state == AMD_CG_STATE_UNGATE)
1568 pp_state = 0;
1569 else
1570 pp_state = PP_STATE_CG;
1571
1572 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,
1573 PP_BLOCK_SYS_BIF,
1574 PP_STATE_SUPPORT_CG,
1575 pp_state);
1576 if (adev->powerplay.pp_funcs->set_clockgating_by_smu)
1577 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);
1578 }
1579
1580 if (adev->cg_flags & AMD_CG_SUPPORT_DRM_LS) {
1581
1582 if (state == AMD_CG_STATE_UNGATE)
1583 pp_state = 0;
1584 else
1585 pp_state = PP_STATE_LS;
1586
1587 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,
1588 PP_BLOCK_SYS_DRM,
1589 PP_STATE_SUPPORT_LS,
1590 pp_state);
1591 if (adev->powerplay.pp_funcs->set_clockgating_by_smu)
1592 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);
1593 }
1594
1595 if (adev->cg_flags & AMD_CG_SUPPORT_ROM_MGCG) {
1596
1597 if (state == AMD_CG_STATE_UNGATE)
1598 pp_state = 0;
1599 else
1600 pp_state = PP_STATE_CG;
1601
1602 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,
1603 PP_BLOCK_SYS_ROM,
1604 PP_STATE_SUPPORT_CG,
1605 pp_state);
1606 if (adev->powerplay.pp_funcs->set_clockgating_by_smu)
1607 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);
1608 }
1609 return 0;
1610}
1611
1612static int vi_common_set_clockgating_state(void *handle,
1613 enum amd_clockgating_state state)
1614{
1615 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1616
1617 if (amdgpu_sriov_vf(adev))
1618 return 0;
1619
1620 switch (adev->asic_type) {
1621 case CHIP_FIJI:
1622 vi_update_bif_medium_grain_light_sleep(adev,
1623 state == AMD_CG_STATE_GATE);
1624 vi_update_hdp_medium_grain_clock_gating(adev,
1625 state == AMD_CG_STATE_GATE);
1626 vi_update_hdp_light_sleep(adev,
1627 state == AMD_CG_STATE_GATE);
1628 vi_update_rom_medium_grain_clock_gating(adev,
1629 state == AMD_CG_STATE_GATE);
1630 break;
1631 case CHIP_CARRIZO:
1632 case CHIP_STONEY:
1633 vi_update_bif_medium_grain_light_sleep(adev,
1634 state == AMD_CG_STATE_GATE);
1635 vi_update_hdp_medium_grain_clock_gating(adev,
1636 state == AMD_CG_STATE_GATE);
1637 vi_update_hdp_light_sleep(adev,
1638 state == AMD_CG_STATE_GATE);
1639 vi_update_drm_light_sleep(adev,
1640 state == AMD_CG_STATE_GATE);
1641 break;
1642 case CHIP_TONGA:
1643 case CHIP_POLARIS10:
1644 case CHIP_POLARIS11:
1645 case CHIP_POLARIS12:
1646 case CHIP_VEGAM:
1647 vi_common_set_clockgating_state_by_smu(adev, state);
1648 default:
1649 break;
1650 }
1651 return 0;
1652}
1653
1654static int vi_common_set_powergating_state(void *handle,
1655 enum amd_powergating_state state)
1656{
1657 return 0;
1658}
1659
1660static void vi_common_get_clockgating_state(void *handle, u32 *flags)
1661{
1662 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1663 int data;
1664
1665 if (amdgpu_sriov_vf(adev))
1666 *flags = 0;
1667
1668 /* AMD_CG_SUPPORT_BIF_LS */
1669 data = RREG32_PCIE(ixPCIE_CNTL2);
1670 if (data & PCIE_CNTL2__SLV_MEM_LS_EN_MASK)
1671 *flags |= AMD_CG_SUPPORT_BIF_LS;
1672
1673 /* AMD_CG_SUPPORT_HDP_LS */
1674 data = RREG32(mmHDP_MEM_POWER_LS);
1675 if (data & HDP_MEM_POWER_LS__LS_ENABLE_MASK)
1676 *flags |= AMD_CG_SUPPORT_HDP_LS;
1677
1678 /* AMD_CG_SUPPORT_HDP_MGCG */
1679 data = RREG32(mmHDP_HOST_PATH_CNTL);
1680 if (!(data & HDP_HOST_PATH_CNTL__CLOCK_GATING_DIS_MASK))
1681 *flags |= AMD_CG_SUPPORT_HDP_MGCG;
1682
1683 /* AMD_CG_SUPPORT_ROM_MGCG */
1684 data = RREG32_SMC(ixCGTT_ROM_CLK_CTRL0);
1685 if (!(data & CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK))
1686 *flags |= AMD_CG_SUPPORT_ROM_MGCG;
1687}
1688
1689static const struct amd_ip_funcs vi_common_ip_funcs = {
1690 .name = "vi_common",
1691 .early_init = vi_common_early_init,
1692 .late_init = vi_common_late_init,
1693 .sw_init = vi_common_sw_init,
1694 .sw_fini = vi_common_sw_fini,
1695 .hw_init = vi_common_hw_init,
1696 .hw_fini = vi_common_hw_fini,
1697 .suspend = vi_common_suspend,
1698 .resume = vi_common_resume,
1699 .is_idle = vi_common_is_idle,
1700 .wait_for_idle = vi_common_wait_for_idle,
1701 .soft_reset = vi_common_soft_reset,
1702 .set_clockgating_state = vi_common_set_clockgating_state,
1703 .set_powergating_state = vi_common_set_powergating_state,
1704 .get_clockgating_state = vi_common_get_clockgating_state,
1705};
1706
1707static const struct amdgpu_ip_block_version vi_common_ip_block =
1708{
1709 .type = AMD_IP_BLOCK_TYPE_COMMON,
1710 .major = 1,
1711 .minor = 0,
1712 .rev = 0,
1713 .funcs = &vi_common_ip_funcs,
1714};
1715
1716void vi_set_virt_ops(struct amdgpu_device *adev)
1717{
1718 adev->virt.ops = &xgpu_vi_virt_ops;
1719}
1720
1721int vi_set_ip_blocks(struct amdgpu_device *adev)
1722{
1723 switch (adev->asic_type) {
1724 case CHIP_TOPAZ:
1725 /* topaz has no DCE, UVD, VCE */
1726 amdgpu_device_ip_block_add(adev, &vi_common_ip_block);
1727 amdgpu_device_ip_block_add(adev, &gmc_v7_4_ip_block);
1728 amdgpu_device_ip_block_add(adev, &iceland_ih_ip_block);
1729 amdgpu_device_ip_block_add(adev, &gfx_v8_0_ip_block);
1730 amdgpu_device_ip_block_add(adev, &sdma_v2_4_ip_block);
1731 amdgpu_device_ip_block_add(adev, &pp_smu_ip_block);
1732 if (adev->enable_virtual_display)
1733 amdgpu_device_ip_block_add(adev, &dce_virtual_ip_block);
1734 break;
1735 case CHIP_FIJI:
1736 amdgpu_device_ip_block_add(adev, &vi_common_ip_block);
1737 amdgpu_device_ip_block_add(adev, &gmc_v8_5_ip_block);
1738 amdgpu_device_ip_block_add(adev, &tonga_ih_ip_block);
1739 amdgpu_device_ip_block_add(adev, &gfx_v8_0_ip_block);
1740 amdgpu_device_ip_block_add(adev, &sdma_v3_0_ip_block);
1741 amdgpu_device_ip_block_add(adev, &pp_smu_ip_block);
1742 if (adev->enable_virtual_display || amdgpu_sriov_vf(adev))
1743 amdgpu_device_ip_block_add(adev, &dce_virtual_ip_block);
1744#if defined(CONFIG_DRM_AMD_DC)
1745 else if (amdgpu_device_has_dc_support(adev))
1746 amdgpu_device_ip_block_add(adev, &dm_ip_block);
1747#endif
1748 else
1749 amdgpu_device_ip_block_add(adev, &dce_v10_1_ip_block);
1750 if (!amdgpu_sriov_vf(adev)) {
1751 amdgpu_device_ip_block_add(adev, &uvd_v6_0_ip_block);
1752 amdgpu_device_ip_block_add(adev, &vce_v3_0_ip_block);
1753 }
1754 break;
1755 case CHIP_TONGA:
1756 amdgpu_device_ip_block_add(adev, &vi_common_ip_block);
1757 amdgpu_device_ip_block_add(adev, &gmc_v8_0_ip_block);
1758 amdgpu_device_ip_block_add(adev, &tonga_ih_ip_block);
1759 amdgpu_device_ip_block_add(adev, &gfx_v8_0_ip_block);
1760 amdgpu_device_ip_block_add(adev, &sdma_v3_0_ip_block);
1761 amdgpu_device_ip_block_add(adev, &pp_smu_ip_block);
1762 if (adev->enable_virtual_display || amdgpu_sriov_vf(adev))
1763 amdgpu_device_ip_block_add(adev, &dce_virtual_ip_block);
1764#if defined(CONFIG_DRM_AMD_DC)
1765 else if (amdgpu_device_has_dc_support(adev))
1766 amdgpu_device_ip_block_add(adev, &dm_ip_block);
1767#endif
1768 else
1769 amdgpu_device_ip_block_add(adev, &dce_v10_0_ip_block);
1770 if (!amdgpu_sriov_vf(adev)) {
1771 amdgpu_device_ip_block_add(adev, &uvd_v5_0_ip_block);
1772 amdgpu_device_ip_block_add(adev, &vce_v3_0_ip_block);
1773 }
1774 break;
1775 case CHIP_POLARIS10:
1776 case CHIP_POLARIS11:
1777 case CHIP_POLARIS12:
1778 case CHIP_VEGAM:
1779 amdgpu_device_ip_block_add(adev, &vi_common_ip_block);
1780 amdgpu_device_ip_block_add(adev, &gmc_v8_1_ip_block);
1781 amdgpu_device_ip_block_add(adev, &tonga_ih_ip_block);
1782 amdgpu_device_ip_block_add(adev, &gfx_v8_0_ip_block);
1783 amdgpu_device_ip_block_add(adev, &sdma_v3_1_ip_block);
1784 amdgpu_device_ip_block_add(adev, &pp_smu_ip_block);
1785 if (adev->enable_virtual_display)
1786 amdgpu_device_ip_block_add(adev, &dce_virtual_ip_block);
1787#if defined(CONFIG_DRM_AMD_DC)
1788 else if (amdgpu_device_has_dc_support(adev))
1789 amdgpu_device_ip_block_add(adev, &dm_ip_block);
1790#endif
1791 else
1792 amdgpu_device_ip_block_add(adev, &dce_v11_2_ip_block);
1793 amdgpu_device_ip_block_add(adev, &uvd_v6_3_ip_block);
1794 amdgpu_device_ip_block_add(adev, &vce_v3_4_ip_block);
1795 break;
1796 case CHIP_CARRIZO:
1797 amdgpu_device_ip_block_add(adev, &vi_common_ip_block);
1798 amdgpu_device_ip_block_add(adev, &gmc_v8_0_ip_block);
1799 amdgpu_device_ip_block_add(adev, &cz_ih_ip_block);
1800 amdgpu_device_ip_block_add(adev, &gfx_v8_0_ip_block);
1801 amdgpu_device_ip_block_add(adev, &sdma_v3_0_ip_block);
1802 amdgpu_device_ip_block_add(adev, &pp_smu_ip_block);
1803 if (adev->enable_virtual_display)
1804 amdgpu_device_ip_block_add(adev, &dce_virtual_ip_block);
1805#if defined(CONFIG_DRM_AMD_DC)
1806 else if (amdgpu_device_has_dc_support(adev))
1807 amdgpu_device_ip_block_add(adev, &dm_ip_block);
1808#endif
1809 else
1810 amdgpu_device_ip_block_add(adev, &dce_v11_0_ip_block);
1811 amdgpu_device_ip_block_add(adev, &uvd_v6_0_ip_block);
1812 amdgpu_device_ip_block_add(adev, &vce_v3_1_ip_block);
1813#if defined(CONFIG_DRM_AMD_ACP)
1814 amdgpu_device_ip_block_add(adev, &acp_ip_block);
1815#endif
1816 break;
1817 case CHIP_STONEY:
1818 amdgpu_device_ip_block_add(adev, &vi_common_ip_block);
1819 amdgpu_device_ip_block_add(adev, &gmc_v8_0_ip_block);
1820 amdgpu_device_ip_block_add(adev, &cz_ih_ip_block);
1821 amdgpu_device_ip_block_add(adev, &gfx_v8_1_ip_block);
1822 amdgpu_device_ip_block_add(adev, &sdma_v3_0_ip_block);
1823 amdgpu_device_ip_block_add(adev, &pp_smu_ip_block);
1824 if (adev->enable_virtual_display)
1825 amdgpu_device_ip_block_add(adev, &dce_virtual_ip_block);
1826#if defined(CONFIG_DRM_AMD_DC)
1827 else if (amdgpu_device_has_dc_support(adev))
1828 amdgpu_device_ip_block_add(adev, &dm_ip_block);
1829#endif
1830 else
1831 amdgpu_device_ip_block_add(adev, &dce_v11_0_ip_block);
1832 amdgpu_device_ip_block_add(adev, &uvd_v6_2_ip_block);
1833 amdgpu_device_ip_block_add(adev, &vce_v3_4_ip_block);
1834#if defined(CONFIG_DRM_AMD_ACP)
1835 amdgpu_device_ip_block_add(adev, &acp_ip_block);
1836#endif
1837 break;
1838 default:
1839 /* FIXME: not supported yet */
1840 return -EINVAL;
1841 }
1842
1843 return 0;
1844}
1845
1846void legacy_doorbell_index_init(struct amdgpu_device *adev)
1847{
1848 adev->doorbell_index.kiq = AMDGPU_DOORBELL_KIQ;
1849 adev->doorbell_index.mec_ring0 = AMDGPU_DOORBELL_MEC_RING0;
1850 adev->doorbell_index.mec_ring1 = AMDGPU_DOORBELL_MEC_RING1;
1851 adev->doorbell_index.mec_ring2 = AMDGPU_DOORBELL_MEC_RING2;
1852 adev->doorbell_index.mec_ring3 = AMDGPU_DOORBELL_MEC_RING3;
1853 adev->doorbell_index.mec_ring4 = AMDGPU_DOORBELL_MEC_RING4;
1854 adev->doorbell_index.mec_ring5 = AMDGPU_DOORBELL_MEC_RING5;
1855 adev->doorbell_index.mec_ring6 = AMDGPU_DOORBELL_MEC_RING6;
1856 adev->doorbell_index.mec_ring7 = AMDGPU_DOORBELL_MEC_RING7;
1857 adev->doorbell_index.gfx_ring0 = AMDGPU_DOORBELL_GFX_RING0;
1858 adev->doorbell_index.sdma_engine[0] = AMDGPU_DOORBELL_sDMA_ENGINE0;
1859 adev->doorbell_index.sdma_engine[1] = AMDGPU_DOORBELL_sDMA_ENGINE1;
1860 adev->doorbell_index.ih = AMDGPU_DOORBELL_IH;
1861 adev->doorbell_index.max_assignment = AMDGPU_DOORBELL_MAX_ASSIGNMENT;
1862}
1/*
2 * Copyright 2014 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23
24#include <linux/pci.h>
25#include <linux/slab.h>
26
27#include <drm/amdgpu_drm.h>
28
29#include "amdgpu.h"
30#include "amdgpu_atombios.h"
31#include "amdgpu_ih.h"
32#include "amdgpu_uvd.h"
33#include "amdgpu_vce.h"
34#include "amdgpu_ucode.h"
35#include "atom.h"
36#include "amd_pcie.h"
37
38#include "gmc/gmc_8_1_d.h"
39#include "gmc/gmc_8_1_sh_mask.h"
40
41#include "oss/oss_3_0_d.h"
42#include "oss/oss_3_0_sh_mask.h"
43
44#include "bif/bif_5_0_d.h"
45#include "bif/bif_5_0_sh_mask.h"
46
47#include "gca/gfx_8_0_d.h"
48#include "gca/gfx_8_0_sh_mask.h"
49
50#include "smu/smu_7_1_1_d.h"
51#include "smu/smu_7_1_1_sh_mask.h"
52
53#include "uvd/uvd_5_0_d.h"
54#include "uvd/uvd_5_0_sh_mask.h"
55
56#include "vce/vce_3_0_d.h"
57#include "vce/vce_3_0_sh_mask.h"
58
59#include "dce/dce_10_0_d.h"
60#include "dce/dce_10_0_sh_mask.h"
61
62#include "vid.h"
63#include "vi.h"
64#include "gmc_v8_0.h"
65#include "gmc_v7_0.h"
66#include "gfx_v8_0.h"
67#include "sdma_v2_4.h"
68#include "sdma_v3_0.h"
69#include "dce_v10_0.h"
70#include "dce_v11_0.h"
71#include "iceland_ih.h"
72#include "tonga_ih.h"
73#include "cz_ih.h"
74#include "uvd_v5_0.h"
75#include "uvd_v6_0.h"
76#include "vce_v3_0.h"
77#if defined(CONFIG_DRM_AMD_ACP)
78#include "amdgpu_acp.h"
79#endif
80#include "dce_virtual.h"
81#include "mxgpu_vi.h"
82#include "amdgpu_dm.h"
83
84#define ixPCIE_LC_L1_PM_SUBSTATE 0x100100C6
85#define PCIE_LC_L1_PM_SUBSTATE__LC_L1_SUBSTATES_OVERRIDE_EN_MASK 0x00000001L
86#define PCIE_LC_L1_PM_SUBSTATE__LC_PCI_PM_L1_2_OVERRIDE_MASK 0x00000002L
87#define PCIE_LC_L1_PM_SUBSTATE__LC_PCI_PM_L1_1_OVERRIDE_MASK 0x00000004L
88#define PCIE_LC_L1_PM_SUBSTATE__LC_ASPM_L1_2_OVERRIDE_MASK 0x00000008L
89#define PCIE_LC_L1_PM_SUBSTATE__LC_ASPM_L1_1_OVERRIDE_MASK 0x00000010L
90#define ixPCIE_L1_PM_SUB_CNTL 0x378
91#define PCIE_L1_PM_SUB_CNTL__ASPM_L1_2_EN_MASK 0x00000004L
92#define PCIE_L1_PM_SUB_CNTL__ASPM_L1_1_EN_MASK 0x00000008L
93#define PCIE_L1_PM_SUB_CNTL__PCI_PM_L1_2_EN_MASK 0x00000001L
94#define PCIE_L1_PM_SUB_CNTL__PCI_PM_L1_1_EN_MASK 0x00000002L
95#define PCIE_LC_CNTL6__LC_L1_POWERDOWN_MASK 0x00200000L
96#define LINK_CAP 0x64
97#define PCIE_LINK_CAP__CLOCK_POWER_MANAGEMENT_MASK 0x00040000L
98#define ixCPM_CONTROL 0x1400118
99#define ixPCIE_LC_CNTL7 0x100100BC
100#define PCIE_LC_CNTL7__LC_L1_SIDEBAND_CLKREQ_PDWN_EN_MASK 0x00000400L
101#define PCIE_LC_CNTL__LC_L0S_INACTIVITY_DEFAULT 0x00000007
102#define PCIE_LC_CNTL__LC_L1_INACTIVITY_DEFAULT 0x00000009
103#define CPM_CONTROL__CLKREQb_UNGATE_TXCLK_ENABLE_MASK 0x01000000L
104#define PCIE_L1_PM_SUB_CNTL 0x378
105#define ASIC_IS_P22(asic_type, rid) ((asic_type >= CHIP_POLARIS10) && \
106 (asic_type <= CHIP_POLARIS12) && \
107 (rid >= 0x6E))
108/* Topaz */
109static const struct amdgpu_video_codecs topaz_video_codecs_encode =
110{
111 .codec_count = 0,
112 .codec_array = NULL,
113};
114
115/* Tonga, CZ, ST, Fiji */
116static const struct amdgpu_video_codec_info tonga_video_codecs_encode_array[] =
117{
118 {
119 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC,
120 .max_width = 4096,
121 .max_height = 2304,
122 .max_pixels_per_frame = 4096 * 2304,
123 .max_level = 0,
124 },
125};
126
127static const struct amdgpu_video_codecs tonga_video_codecs_encode =
128{
129 .codec_count = ARRAY_SIZE(tonga_video_codecs_encode_array),
130 .codec_array = tonga_video_codecs_encode_array,
131};
132
133/* Polaris */
134static const struct amdgpu_video_codec_info polaris_video_codecs_encode_array[] =
135{
136 {
137 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC,
138 .max_width = 4096,
139 .max_height = 2304,
140 .max_pixels_per_frame = 4096 * 2304,
141 .max_level = 0,
142 },
143 {
144 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC,
145 .max_width = 4096,
146 .max_height = 2304,
147 .max_pixels_per_frame = 4096 * 2304,
148 .max_level = 0,
149 },
150};
151
152static const struct amdgpu_video_codecs polaris_video_codecs_encode =
153{
154 .codec_count = ARRAY_SIZE(polaris_video_codecs_encode_array),
155 .codec_array = polaris_video_codecs_encode_array,
156};
157
158/* Topaz */
159static const struct amdgpu_video_codecs topaz_video_codecs_decode =
160{
161 .codec_count = 0,
162 .codec_array = NULL,
163};
164
165/* Tonga */
166static const struct amdgpu_video_codec_info tonga_video_codecs_decode_array[] =
167{
168 {
169 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2,
170 .max_width = 4096,
171 .max_height = 4096,
172 .max_pixels_per_frame = 4096 * 4096,
173 .max_level = 3,
174 },
175 {
176 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4,
177 .max_width = 4096,
178 .max_height = 4096,
179 .max_pixels_per_frame = 4096 * 4096,
180 .max_level = 5,
181 },
182 {
183 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC,
184 .max_width = 4096,
185 .max_height = 4096,
186 .max_pixels_per_frame = 4096 * 4096,
187 .max_level = 52,
188 },
189 {
190 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1,
191 .max_width = 4096,
192 .max_height = 4096,
193 .max_pixels_per_frame = 4096 * 4096,
194 .max_level = 4,
195 },
196};
197
198static const struct amdgpu_video_codecs tonga_video_codecs_decode =
199{
200 .codec_count = ARRAY_SIZE(tonga_video_codecs_decode_array),
201 .codec_array = tonga_video_codecs_decode_array,
202};
203
204/* CZ, ST, Fiji, Polaris */
205static const struct amdgpu_video_codec_info cz_video_codecs_decode_array[] =
206{
207 {
208 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2,
209 .max_width = 4096,
210 .max_height = 4096,
211 .max_pixels_per_frame = 4096 * 4096,
212 .max_level = 3,
213 },
214 {
215 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4,
216 .max_width = 4096,
217 .max_height = 4096,
218 .max_pixels_per_frame = 4096 * 4096,
219 .max_level = 5,
220 },
221 {
222 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC,
223 .max_width = 4096,
224 .max_height = 4096,
225 .max_pixels_per_frame = 4096 * 4096,
226 .max_level = 52,
227 },
228 {
229 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1,
230 .max_width = 4096,
231 .max_height = 4096,
232 .max_pixels_per_frame = 4096 * 4096,
233 .max_level = 4,
234 },
235 {
236 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC,
237 .max_width = 4096,
238 .max_height = 4096,
239 .max_pixels_per_frame = 4096 * 4096,
240 .max_level = 186,
241 },
242 {
243 .codec_type = AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG,
244 .max_width = 4096,
245 .max_height = 4096,
246 .max_pixels_per_frame = 4096 * 4096,
247 .max_level = 0,
248 },
249};
250
251static const struct amdgpu_video_codecs cz_video_codecs_decode =
252{
253 .codec_count = ARRAY_SIZE(cz_video_codecs_decode_array),
254 .codec_array = cz_video_codecs_decode_array,
255};
256
257static int vi_query_video_codecs(struct amdgpu_device *adev, bool encode,
258 const struct amdgpu_video_codecs **codecs)
259{
260 switch (adev->asic_type) {
261 case CHIP_TOPAZ:
262 if (encode)
263 *codecs = &topaz_video_codecs_encode;
264 else
265 *codecs = &topaz_video_codecs_decode;
266 return 0;
267 case CHIP_TONGA:
268 if (encode)
269 *codecs = &tonga_video_codecs_encode;
270 else
271 *codecs = &tonga_video_codecs_decode;
272 return 0;
273 case CHIP_POLARIS10:
274 case CHIP_POLARIS11:
275 case CHIP_POLARIS12:
276 case CHIP_VEGAM:
277 if (encode)
278 *codecs = &polaris_video_codecs_encode;
279 else
280 *codecs = &cz_video_codecs_decode;
281 return 0;
282 case CHIP_FIJI:
283 case CHIP_CARRIZO:
284 case CHIP_STONEY:
285 if (encode)
286 *codecs = &tonga_video_codecs_encode;
287 else
288 *codecs = &cz_video_codecs_decode;
289 return 0;
290 default:
291 return -EINVAL;
292 }
293}
294
295/*
296 * Indirect registers accessor
297 */
298static u32 vi_pcie_rreg(struct amdgpu_device *adev, u32 reg)
299{
300 unsigned long flags;
301 u32 r;
302
303 spin_lock_irqsave(&adev->pcie_idx_lock, flags);
304 WREG32_NO_KIQ(mmPCIE_INDEX, reg);
305 (void)RREG32_NO_KIQ(mmPCIE_INDEX);
306 r = RREG32_NO_KIQ(mmPCIE_DATA);
307 spin_unlock_irqrestore(&adev->pcie_idx_lock, flags);
308 return r;
309}
310
311static void vi_pcie_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
312{
313 unsigned long flags;
314
315 spin_lock_irqsave(&adev->pcie_idx_lock, flags);
316 WREG32_NO_KIQ(mmPCIE_INDEX, reg);
317 (void)RREG32_NO_KIQ(mmPCIE_INDEX);
318 WREG32_NO_KIQ(mmPCIE_DATA, v);
319 (void)RREG32_NO_KIQ(mmPCIE_DATA);
320 spin_unlock_irqrestore(&adev->pcie_idx_lock, flags);
321}
322
323static u32 vi_smc_rreg(struct amdgpu_device *adev, u32 reg)
324{
325 unsigned long flags;
326 u32 r;
327
328 spin_lock_irqsave(&adev->smc_idx_lock, flags);
329 WREG32_NO_KIQ(mmSMC_IND_INDEX_11, (reg));
330 r = RREG32_NO_KIQ(mmSMC_IND_DATA_11);
331 spin_unlock_irqrestore(&adev->smc_idx_lock, flags);
332 return r;
333}
334
335static void vi_smc_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
336{
337 unsigned long flags;
338
339 spin_lock_irqsave(&adev->smc_idx_lock, flags);
340 WREG32_NO_KIQ(mmSMC_IND_INDEX_11, (reg));
341 WREG32_NO_KIQ(mmSMC_IND_DATA_11, (v));
342 spin_unlock_irqrestore(&adev->smc_idx_lock, flags);
343}
344
345/* smu_8_0_d.h */
346#define mmMP0PUB_IND_INDEX 0x180
347#define mmMP0PUB_IND_DATA 0x181
348
349static u32 cz_smc_rreg(struct amdgpu_device *adev, u32 reg)
350{
351 unsigned long flags;
352 u32 r;
353
354 spin_lock_irqsave(&adev->smc_idx_lock, flags);
355 WREG32(mmMP0PUB_IND_INDEX, (reg));
356 r = RREG32(mmMP0PUB_IND_DATA);
357 spin_unlock_irqrestore(&adev->smc_idx_lock, flags);
358 return r;
359}
360
361static void cz_smc_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
362{
363 unsigned long flags;
364
365 spin_lock_irqsave(&adev->smc_idx_lock, flags);
366 WREG32(mmMP0PUB_IND_INDEX, (reg));
367 WREG32(mmMP0PUB_IND_DATA, (v));
368 spin_unlock_irqrestore(&adev->smc_idx_lock, flags);
369}
370
371static u32 vi_uvd_ctx_rreg(struct amdgpu_device *adev, u32 reg)
372{
373 unsigned long flags;
374 u32 r;
375
376 spin_lock_irqsave(&adev->uvd_ctx_idx_lock, flags);
377 WREG32(mmUVD_CTX_INDEX, ((reg) & 0x1ff));
378 r = RREG32(mmUVD_CTX_DATA);
379 spin_unlock_irqrestore(&adev->uvd_ctx_idx_lock, flags);
380 return r;
381}
382
383static void vi_uvd_ctx_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
384{
385 unsigned long flags;
386
387 spin_lock_irqsave(&adev->uvd_ctx_idx_lock, flags);
388 WREG32(mmUVD_CTX_INDEX, ((reg) & 0x1ff));
389 WREG32(mmUVD_CTX_DATA, (v));
390 spin_unlock_irqrestore(&adev->uvd_ctx_idx_lock, flags);
391}
392
393static u32 vi_didt_rreg(struct amdgpu_device *adev, u32 reg)
394{
395 unsigned long flags;
396 u32 r;
397
398 spin_lock_irqsave(&adev->didt_idx_lock, flags);
399 WREG32(mmDIDT_IND_INDEX, (reg));
400 r = RREG32(mmDIDT_IND_DATA);
401 spin_unlock_irqrestore(&adev->didt_idx_lock, flags);
402 return r;
403}
404
405static void vi_didt_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
406{
407 unsigned long flags;
408
409 spin_lock_irqsave(&adev->didt_idx_lock, flags);
410 WREG32(mmDIDT_IND_INDEX, (reg));
411 WREG32(mmDIDT_IND_DATA, (v));
412 spin_unlock_irqrestore(&adev->didt_idx_lock, flags);
413}
414
415static u32 vi_gc_cac_rreg(struct amdgpu_device *adev, u32 reg)
416{
417 unsigned long flags;
418 u32 r;
419
420 spin_lock_irqsave(&adev->gc_cac_idx_lock, flags);
421 WREG32(mmGC_CAC_IND_INDEX, (reg));
422 r = RREG32(mmGC_CAC_IND_DATA);
423 spin_unlock_irqrestore(&adev->gc_cac_idx_lock, flags);
424 return r;
425}
426
427static void vi_gc_cac_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
428{
429 unsigned long flags;
430
431 spin_lock_irqsave(&adev->gc_cac_idx_lock, flags);
432 WREG32(mmGC_CAC_IND_INDEX, (reg));
433 WREG32(mmGC_CAC_IND_DATA, (v));
434 spin_unlock_irqrestore(&adev->gc_cac_idx_lock, flags);
435}
436
437
438static const u32 tonga_mgcg_cgcg_init[] =
439{
440 mmCGTT_DRM_CLK_CTRL0, 0xffffffff, 0x00600100,
441 mmPCIE_INDEX, 0xffffffff, 0x0140001c,
442 mmPCIE_DATA, 0x000f0000, 0x00000000,
443 mmSMC_IND_INDEX_4, 0xffffffff, 0xC060000C,
444 mmSMC_IND_DATA_4, 0xc0000fff, 0x00000100,
445 mmCGTT_DRM_CLK_CTRL0, 0xff000fff, 0x00000100,
446 mmHDP_XDP_CGTT_BLK_CTRL, 0xc0000fff, 0x00000104,
447};
448
449static const u32 fiji_mgcg_cgcg_init[] =
450{
451 mmCGTT_DRM_CLK_CTRL0, 0xffffffff, 0x00600100,
452 mmPCIE_INDEX, 0xffffffff, 0x0140001c,
453 mmPCIE_DATA, 0x000f0000, 0x00000000,
454 mmSMC_IND_INDEX_4, 0xffffffff, 0xC060000C,
455 mmSMC_IND_DATA_4, 0xc0000fff, 0x00000100,
456 mmCGTT_DRM_CLK_CTRL0, 0xff000fff, 0x00000100,
457 mmHDP_XDP_CGTT_BLK_CTRL, 0xc0000fff, 0x00000104,
458};
459
460static const u32 iceland_mgcg_cgcg_init[] =
461{
462 mmPCIE_INDEX, 0xffffffff, ixPCIE_CNTL2,
463 mmPCIE_DATA, 0x000f0000, 0x00000000,
464 mmSMC_IND_INDEX_4, 0xffffffff, ixCGTT_ROM_CLK_CTRL0,
465 mmSMC_IND_DATA_4, 0xc0000fff, 0x00000100,
466 mmHDP_XDP_CGTT_BLK_CTRL, 0xc0000fff, 0x00000104,
467};
468
469static const u32 cz_mgcg_cgcg_init[] =
470{
471 mmCGTT_DRM_CLK_CTRL0, 0xffffffff, 0x00600100,
472 mmPCIE_INDEX, 0xffffffff, 0x0140001c,
473 mmPCIE_DATA, 0x000f0000, 0x00000000,
474 mmCGTT_DRM_CLK_CTRL0, 0xff000fff, 0x00000100,
475 mmHDP_XDP_CGTT_BLK_CTRL, 0xc0000fff, 0x00000104,
476};
477
478static const u32 stoney_mgcg_cgcg_init[] =
479{
480 mmCGTT_DRM_CLK_CTRL0, 0xffffffff, 0x00000100,
481 mmHDP_XDP_CGTT_BLK_CTRL, 0xffffffff, 0x00000104,
482 mmHDP_HOST_PATH_CNTL, 0xffffffff, 0x0f000027,
483};
484
485static void vi_init_golden_registers(struct amdgpu_device *adev)
486{
487 /* Some of the registers might be dependent on GRBM_GFX_INDEX */
488 mutex_lock(&adev->grbm_idx_mutex);
489
490 if (amdgpu_sriov_vf(adev)) {
491 xgpu_vi_init_golden_registers(adev);
492 mutex_unlock(&adev->grbm_idx_mutex);
493 return;
494 }
495
496 switch (adev->asic_type) {
497 case CHIP_TOPAZ:
498 amdgpu_device_program_register_sequence(adev,
499 iceland_mgcg_cgcg_init,
500 ARRAY_SIZE(iceland_mgcg_cgcg_init));
501 break;
502 case CHIP_FIJI:
503 amdgpu_device_program_register_sequence(adev,
504 fiji_mgcg_cgcg_init,
505 ARRAY_SIZE(fiji_mgcg_cgcg_init));
506 break;
507 case CHIP_TONGA:
508 amdgpu_device_program_register_sequence(adev,
509 tonga_mgcg_cgcg_init,
510 ARRAY_SIZE(tonga_mgcg_cgcg_init));
511 break;
512 case CHIP_CARRIZO:
513 amdgpu_device_program_register_sequence(adev,
514 cz_mgcg_cgcg_init,
515 ARRAY_SIZE(cz_mgcg_cgcg_init));
516 break;
517 case CHIP_STONEY:
518 amdgpu_device_program_register_sequence(adev,
519 stoney_mgcg_cgcg_init,
520 ARRAY_SIZE(stoney_mgcg_cgcg_init));
521 break;
522 case CHIP_POLARIS10:
523 case CHIP_POLARIS11:
524 case CHIP_POLARIS12:
525 case CHIP_VEGAM:
526 default:
527 break;
528 }
529 mutex_unlock(&adev->grbm_idx_mutex);
530}
531
532/**
533 * vi_get_xclk - get the xclk
534 *
535 * @adev: amdgpu_device pointer
536 *
537 * Returns the reference clock used by the gfx engine
538 * (VI).
539 */
540static u32 vi_get_xclk(struct amdgpu_device *adev)
541{
542 u32 reference_clock = adev->clock.spll.reference_freq;
543 u32 tmp;
544
545 if (adev->flags & AMD_IS_APU)
546 return reference_clock;
547
548 tmp = RREG32_SMC(ixCG_CLKPIN_CNTL_2);
549 if (REG_GET_FIELD(tmp, CG_CLKPIN_CNTL_2, MUX_TCLK_TO_XCLK))
550 return 1000;
551
552 tmp = RREG32_SMC(ixCG_CLKPIN_CNTL);
553 if (REG_GET_FIELD(tmp, CG_CLKPIN_CNTL, XTALIN_DIVIDE))
554 return reference_clock / 4;
555
556 return reference_clock;
557}
558
559/**
560 * vi_srbm_select - select specific register instances
561 *
562 * @adev: amdgpu_device pointer
563 * @me: selected ME (micro engine)
564 * @pipe: pipe
565 * @queue: queue
566 * @vmid: VMID
567 *
568 * Switches the currently active registers instances. Some
569 * registers are instanced per VMID, others are instanced per
570 * me/pipe/queue combination.
571 */
572void vi_srbm_select(struct amdgpu_device *adev,
573 u32 me, u32 pipe, u32 queue, u32 vmid)
574{
575 u32 srbm_gfx_cntl = 0;
576 srbm_gfx_cntl = REG_SET_FIELD(srbm_gfx_cntl, SRBM_GFX_CNTL, PIPEID, pipe);
577 srbm_gfx_cntl = REG_SET_FIELD(srbm_gfx_cntl, SRBM_GFX_CNTL, MEID, me);
578 srbm_gfx_cntl = REG_SET_FIELD(srbm_gfx_cntl, SRBM_GFX_CNTL, VMID, vmid);
579 srbm_gfx_cntl = REG_SET_FIELD(srbm_gfx_cntl, SRBM_GFX_CNTL, QUEUEID, queue);
580 WREG32(mmSRBM_GFX_CNTL, srbm_gfx_cntl);
581}
582
583static void vi_vga_set_state(struct amdgpu_device *adev, bool state)
584{
585 /* todo */
586}
587
588static bool vi_read_disabled_bios(struct amdgpu_device *adev)
589{
590 u32 bus_cntl;
591 u32 d1vga_control = 0;
592 u32 d2vga_control = 0;
593 u32 vga_render_control = 0;
594 u32 rom_cntl;
595 bool r;
596
597 bus_cntl = RREG32(mmBUS_CNTL);
598 if (adev->mode_info.num_crtc) {
599 d1vga_control = RREG32(mmD1VGA_CONTROL);
600 d2vga_control = RREG32(mmD2VGA_CONTROL);
601 vga_render_control = RREG32(mmVGA_RENDER_CONTROL);
602 }
603 rom_cntl = RREG32_SMC(ixROM_CNTL);
604
605 /* enable the rom */
606 WREG32(mmBUS_CNTL, (bus_cntl & ~BUS_CNTL__BIOS_ROM_DIS_MASK));
607 if (adev->mode_info.num_crtc) {
608 /* Disable VGA mode */
609 WREG32(mmD1VGA_CONTROL,
610 (d1vga_control & ~(D1VGA_CONTROL__D1VGA_MODE_ENABLE_MASK |
611 D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK)));
612 WREG32(mmD2VGA_CONTROL,
613 (d2vga_control & ~(D2VGA_CONTROL__D2VGA_MODE_ENABLE_MASK |
614 D2VGA_CONTROL__D2VGA_TIMING_SELECT_MASK)));
615 WREG32(mmVGA_RENDER_CONTROL,
616 (vga_render_control & ~VGA_RENDER_CONTROL__VGA_VSTATUS_CNTL_MASK));
617 }
618 WREG32_SMC(ixROM_CNTL, rom_cntl | ROM_CNTL__SCK_OVERWRITE_MASK);
619
620 r = amdgpu_read_bios(adev);
621
622 /* restore regs */
623 WREG32(mmBUS_CNTL, bus_cntl);
624 if (adev->mode_info.num_crtc) {
625 WREG32(mmD1VGA_CONTROL, d1vga_control);
626 WREG32(mmD2VGA_CONTROL, d2vga_control);
627 WREG32(mmVGA_RENDER_CONTROL, vga_render_control);
628 }
629 WREG32_SMC(ixROM_CNTL, rom_cntl);
630 return r;
631}
632
633static bool vi_read_bios_from_rom(struct amdgpu_device *adev,
634 u8 *bios, u32 length_bytes)
635{
636 u32 *dw_ptr;
637 unsigned long flags;
638 u32 i, length_dw;
639
640 if (bios == NULL)
641 return false;
642 if (length_bytes == 0)
643 return false;
644 /* APU vbios image is part of sbios image */
645 if (adev->flags & AMD_IS_APU)
646 return false;
647
648 dw_ptr = (u32 *)bios;
649 length_dw = ALIGN(length_bytes, 4) / 4;
650 /* take the smc lock since we are using the smc index */
651 spin_lock_irqsave(&adev->smc_idx_lock, flags);
652 /* set rom index to 0 */
653 WREG32(mmSMC_IND_INDEX_11, ixROM_INDEX);
654 WREG32(mmSMC_IND_DATA_11, 0);
655 /* set index to data for continous read */
656 WREG32(mmSMC_IND_INDEX_11, ixROM_DATA);
657 for (i = 0; i < length_dw; i++)
658 dw_ptr[i] = RREG32(mmSMC_IND_DATA_11);
659 spin_unlock_irqrestore(&adev->smc_idx_lock, flags);
660
661 return true;
662}
663
664static const struct amdgpu_allowed_register_entry vi_allowed_read_registers[] = {
665 {mmGRBM_STATUS},
666 {mmGRBM_STATUS2},
667 {mmGRBM_STATUS_SE0},
668 {mmGRBM_STATUS_SE1},
669 {mmGRBM_STATUS_SE2},
670 {mmGRBM_STATUS_SE3},
671 {mmSRBM_STATUS},
672 {mmSRBM_STATUS2},
673 {mmSRBM_STATUS3},
674 {mmSDMA0_STATUS_REG + SDMA0_REGISTER_OFFSET},
675 {mmSDMA0_STATUS_REG + SDMA1_REGISTER_OFFSET},
676 {mmCP_STAT},
677 {mmCP_STALLED_STAT1},
678 {mmCP_STALLED_STAT2},
679 {mmCP_STALLED_STAT3},
680 {mmCP_CPF_BUSY_STAT},
681 {mmCP_CPF_STALLED_STAT1},
682 {mmCP_CPF_STATUS},
683 {mmCP_CPC_BUSY_STAT},
684 {mmCP_CPC_STALLED_STAT1},
685 {mmCP_CPC_STATUS},
686 {mmGB_ADDR_CONFIG},
687 {mmMC_ARB_RAMCFG},
688 {mmGB_TILE_MODE0},
689 {mmGB_TILE_MODE1},
690 {mmGB_TILE_MODE2},
691 {mmGB_TILE_MODE3},
692 {mmGB_TILE_MODE4},
693 {mmGB_TILE_MODE5},
694 {mmGB_TILE_MODE6},
695 {mmGB_TILE_MODE7},
696 {mmGB_TILE_MODE8},
697 {mmGB_TILE_MODE9},
698 {mmGB_TILE_MODE10},
699 {mmGB_TILE_MODE11},
700 {mmGB_TILE_MODE12},
701 {mmGB_TILE_MODE13},
702 {mmGB_TILE_MODE14},
703 {mmGB_TILE_MODE15},
704 {mmGB_TILE_MODE16},
705 {mmGB_TILE_MODE17},
706 {mmGB_TILE_MODE18},
707 {mmGB_TILE_MODE19},
708 {mmGB_TILE_MODE20},
709 {mmGB_TILE_MODE21},
710 {mmGB_TILE_MODE22},
711 {mmGB_TILE_MODE23},
712 {mmGB_TILE_MODE24},
713 {mmGB_TILE_MODE25},
714 {mmGB_TILE_MODE26},
715 {mmGB_TILE_MODE27},
716 {mmGB_TILE_MODE28},
717 {mmGB_TILE_MODE29},
718 {mmGB_TILE_MODE30},
719 {mmGB_TILE_MODE31},
720 {mmGB_MACROTILE_MODE0},
721 {mmGB_MACROTILE_MODE1},
722 {mmGB_MACROTILE_MODE2},
723 {mmGB_MACROTILE_MODE3},
724 {mmGB_MACROTILE_MODE4},
725 {mmGB_MACROTILE_MODE5},
726 {mmGB_MACROTILE_MODE6},
727 {mmGB_MACROTILE_MODE7},
728 {mmGB_MACROTILE_MODE8},
729 {mmGB_MACROTILE_MODE9},
730 {mmGB_MACROTILE_MODE10},
731 {mmGB_MACROTILE_MODE11},
732 {mmGB_MACROTILE_MODE12},
733 {mmGB_MACROTILE_MODE13},
734 {mmGB_MACROTILE_MODE14},
735 {mmGB_MACROTILE_MODE15},
736 {mmCC_RB_BACKEND_DISABLE, true},
737 {mmGC_USER_RB_BACKEND_DISABLE, true},
738 {mmGB_BACKEND_MAP, false},
739 {mmPA_SC_RASTER_CONFIG, true},
740 {mmPA_SC_RASTER_CONFIG_1, true},
741};
742
743static uint32_t vi_get_register_value(struct amdgpu_device *adev,
744 bool indexed, u32 se_num,
745 u32 sh_num, u32 reg_offset)
746{
747 if (indexed) {
748 uint32_t val;
749 unsigned se_idx = (se_num == 0xffffffff) ? 0 : se_num;
750 unsigned sh_idx = (sh_num == 0xffffffff) ? 0 : sh_num;
751
752 switch (reg_offset) {
753 case mmCC_RB_BACKEND_DISABLE:
754 return adev->gfx.config.rb_config[se_idx][sh_idx].rb_backend_disable;
755 case mmGC_USER_RB_BACKEND_DISABLE:
756 return adev->gfx.config.rb_config[se_idx][sh_idx].user_rb_backend_disable;
757 case mmPA_SC_RASTER_CONFIG:
758 return adev->gfx.config.rb_config[se_idx][sh_idx].raster_config;
759 case mmPA_SC_RASTER_CONFIG_1:
760 return adev->gfx.config.rb_config[se_idx][sh_idx].raster_config_1;
761 }
762
763 mutex_lock(&adev->grbm_idx_mutex);
764 if (se_num != 0xffffffff || sh_num != 0xffffffff)
765 amdgpu_gfx_select_se_sh(adev, se_num, sh_num, 0xffffffff);
766
767 val = RREG32(reg_offset);
768
769 if (se_num != 0xffffffff || sh_num != 0xffffffff)
770 amdgpu_gfx_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff);
771 mutex_unlock(&adev->grbm_idx_mutex);
772 return val;
773 } else {
774 unsigned idx;
775
776 switch (reg_offset) {
777 case mmGB_ADDR_CONFIG:
778 return adev->gfx.config.gb_addr_config;
779 case mmMC_ARB_RAMCFG:
780 return adev->gfx.config.mc_arb_ramcfg;
781 case mmGB_TILE_MODE0:
782 case mmGB_TILE_MODE1:
783 case mmGB_TILE_MODE2:
784 case mmGB_TILE_MODE3:
785 case mmGB_TILE_MODE4:
786 case mmGB_TILE_MODE5:
787 case mmGB_TILE_MODE6:
788 case mmGB_TILE_MODE7:
789 case mmGB_TILE_MODE8:
790 case mmGB_TILE_MODE9:
791 case mmGB_TILE_MODE10:
792 case mmGB_TILE_MODE11:
793 case mmGB_TILE_MODE12:
794 case mmGB_TILE_MODE13:
795 case mmGB_TILE_MODE14:
796 case mmGB_TILE_MODE15:
797 case mmGB_TILE_MODE16:
798 case mmGB_TILE_MODE17:
799 case mmGB_TILE_MODE18:
800 case mmGB_TILE_MODE19:
801 case mmGB_TILE_MODE20:
802 case mmGB_TILE_MODE21:
803 case mmGB_TILE_MODE22:
804 case mmGB_TILE_MODE23:
805 case mmGB_TILE_MODE24:
806 case mmGB_TILE_MODE25:
807 case mmGB_TILE_MODE26:
808 case mmGB_TILE_MODE27:
809 case mmGB_TILE_MODE28:
810 case mmGB_TILE_MODE29:
811 case mmGB_TILE_MODE30:
812 case mmGB_TILE_MODE31:
813 idx = (reg_offset - mmGB_TILE_MODE0);
814 return adev->gfx.config.tile_mode_array[idx];
815 case mmGB_MACROTILE_MODE0:
816 case mmGB_MACROTILE_MODE1:
817 case mmGB_MACROTILE_MODE2:
818 case mmGB_MACROTILE_MODE3:
819 case mmGB_MACROTILE_MODE4:
820 case mmGB_MACROTILE_MODE5:
821 case mmGB_MACROTILE_MODE6:
822 case mmGB_MACROTILE_MODE7:
823 case mmGB_MACROTILE_MODE8:
824 case mmGB_MACROTILE_MODE9:
825 case mmGB_MACROTILE_MODE10:
826 case mmGB_MACROTILE_MODE11:
827 case mmGB_MACROTILE_MODE12:
828 case mmGB_MACROTILE_MODE13:
829 case mmGB_MACROTILE_MODE14:
830 case mmGB_MACROTILE_MODE15:
831 idx = (reg_offset - mmGB_MACROTILE_MODE0);
832 return adev->gfx.config.macrotile_mode_array[idx];
833 default:
834 return RREG32(reg_offset);
835 }
836 }
837}
838
839static int vi_read_register(struct amdgpu_device *adev, u32 se_num,
840 u32 sh_num, u32 reg_offset, u32 *value)
841{
842 uint32_t i;
843
844 *value = 0;
845 for (i = 0; i < ARRAY_SIZE(vi_allowed_read_registers); i++) {
846 bool indexed = vi_allowed_read_registers[i].grbm_indexed;
847
848 if (reg_offset != vi_allowed_read_registers[i].reg_offset)
849 continue;
850
851 *value = vi_get_register_value(adev, indexed, se_num, sh_num,
852 reg_offset);
853 return 0;
854 }
855 return -EINVAL;
856}
857
858/**
859 * vi_asic_pci_config_reset - soft reset GPU
860 *
861 * @adev: amdgpu_device pointer
862 *
863 * Use PCI Config method to reset the GPU.
864 *
865 * Returns 0 for success.
866 */
867static int vi_asic_pci_config_reset(struct amdgpu_device *adev)
868{
869 u32 i;
870 int r = -EINVAL;
871
872 amdgpu_atombios_scratch_regs_engine_hung(adev, true);
873
874 /* disable BM */
875 pci_clear_master(adev->pdev);
876 /* reset */
877 amdgpu_device_pci_config_reset(adev);
878
879 udelay(100);
880
881 /* wait for asic to come out of reset */
882 for (i = 0; i < adev->usec_timeout; i++) {
883 if (RREG32(mmCONFIG_MEMSIZE) != 0xffffffff) {
884 /* enable BM */
885 pci_set_master(adev->pdev);
886 adev->has_hw_reset = true;
887 r = 0;
888 break;
889 }
890 udelay(1);
891 }
892
893 amdgpu_atombios_scratch_regs_engine_hung(adev, false);
894
895 return r;
896}
897
898static bool vi_asic_supports_baco(struct amdgpu_device *adev)
899{
900 switch (adev->asic_type) {
901 case CHIP_FIJI:
902 case CHIP_TONGA:
903 case CHIP_POLARIS10:
904 case CHIP_POLARIS11:
905 case CHIP_POLARIS12:
906 case CHIP_TOPAZ:
907 return amdgpu_dpm_is_baco_supported(adev);
908 default:
909 return false;
910 }
911}
912
913static enum amd_reset_method
914vi_asic_reset_method(struct amdgpu_device *adev)
915{
916 bool baco_reset;
917
918 if (amdgpu_reset_method == AMD_RESET_METHOD_LEGACY ||
919 amdgpu_reset_method == AMD_RESET_METHOD_BACO)
920 return amdgpu_reset_method;
921
922 if (amdgpu_reset_method != -1)
923 dev_warn(adev->dev, "Specified reset method:%d isn't supported, using AUTO instead.\n",
924 amdgpu_reset_method);
925
926 switch (adev->asic_type) {
927 case CHIP_FIJI:
928 case CHIP_TONGA:
929 case CHIP_POLARIS10:
930 case CHIP_POLARIS11:
931 case CHIP_POLARIS12:
932 case CHIP_TOPAZ:
933 baco_reset = amdgpu_dpm_is_baco_supported(adev);
934 break;
935 default:
936 baco_reset = false;
937 break;
938 }
939
940 if (baco_reset)
941 return AMD_RESET_METHOD_BACO;
942 else
943 return AMD_RESET_METHOD_LEGACY;
944}
945
946/**
947 * vi_asic_reset - soft reset GPU
948 *
949 * @adev: amdgpu_device pointer
950 *
951 * Look up which blocks are hung and attempt
952 * to reset them.
953 * Returns 0 for success.
954 */
955static int vi_asic_reset(struct amdgpu_device *adev)
956{
957 int r;
958
959 if (vi_asic_reset_method(adev) == AMD_RESET_METHOD_BACO) {
960 dev_info(adev->dev, "BACO reset\n");
961 r = amdgpu_dpm_baco_reset(adev);
962 } else {
963 dev_info(adev->dev, "PCI CONFIG reset\n");
964 r = vi_asic_pci_config_reset(adev);
965 }
966
967 return r;
968}
969
970static u32 vi_get_config_memsize(struct amdgpu_device *adev)
971{
972 return RREG32(mmCONFIG_MEMSIZE);
973}
974
975static int vi_set_uvd_clock(struct amdgpu_device *adev, u32 clock,
976 u32 cntl_reg, u32 status_reg)
977{
978 int r, i;
979 struct atom_clock_dividers dividers;
980 uint32_t tmp;
981
982 r = amdgpu_atombios_get_clock_dividers(adev,
983 COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK,
984 clock, false, ÷rs);
985 if (r)
986 return r;
987
988 tmp = RREG32_SMC(cntl_reg);
989
990 if (adev->flags & AMD_IS_APU)
991 tmp &= ~CG_DCLK_CNTL__DCLK_DIVIDER_MASK;
992 else
993 tmp &= ~(CG_DCLK_CNTL__DCLK_DIR_CNTL_EN_MASK |
994 CG_DCLK_CNTL__DCLK_DIVIDER_MASK);
995 tmp |= dividers.post_divider;
996 WREG32_SMC(cntl_reg, tmp);
997
998 for (i = 0; i < 100; i++) {
999 tmp = RREG32_SMC(status_reg);
1000 if (adev->flags & AMD_IS_APU) {
1001 if (tmp & 0x10000)
1002 break;
1003 } else {
1004 if (tmp & CG_DCLK_STATUS__DCLK_STATUS_MASK)
1005 break;
1006 }
1007 mdelay(10);
1008 }
1009 if (i == 100)
1010 return -ETIMEDOUT;
1011 return 0;
1012}
1013
1014#define ixGNB_CLK1_DFS_CNTL 0xD82200F0
1015#define ixGNB_CLK1_STATUS 0xD822010C
1016#define ixGNB_CLK2_DFS_CNTL 0xD8220110
1017#define ixGNB_CLK2_STATUS 0xD822012C
1018#define ixGNB_CLK3_DFS_CNTL 0xD8220130
1019#define ixGNB_CLK3_STATUS 0xD822014C
1020
1021static int vi_set_uvd_clocks(struct amdgpu_device *adev, u32 vclk, u32 dclk)
1022{
1023 int r;
1024
1025 if (adev->flags & AMD_IS_APU) {
1026 r = vi_set_uvd_clock(adev, vclk, ixGNB_CLK2_DFS_CNTL, ixGNB_CLK2_STATUS);
1027 if (r)
1028 return r;
1029
1030 r = vi_set_uvd_clock(adev, dclk, ixGNB_CLK1_DFS_CNTL, ixGNB_CLK1_STATUS);
1031 if (r)
1032 return r;
1033 } else {
1034 r = vi_set_uvd_clock(adev, vclk, ixCG_VCLK_CNTL, ixCG_VCLK_STATUS);
1035 if (r)
1036 return r;
1037
1038 r = vi_set_uvd_clock(adev, dclk, ixCG_DCLK_CNTL, ixCG_DCLK_STATUS);
1039 if (r)
1040 return r;
1041 }
1042
1043 return 0;
1044}
1045
1046static int vi_set_vce_clocks(struct amdgpu_device *adev, u32 evclk, u32 ecclk)
1047{
1048 int r, i;
1049 struct atom_clock_dividers dividers;
1050 u32 tmp;
1051 u32 reg_ctrl;
1052 u32 reg_status;
1053 u32 status_mask;
1054 u32 reg_mask;
1055
1056 if (adev->flags & AMD_IS_APU) {
1057 reg_ctrl = ixGNB_CLK3_DFS_CNTL;
1058 reg_status = ixGNB_CLK3_STATUS;
1059 status_mask = 0x00010000;
1060 reg_mask = CG_ECLK_CNTL__ECLK_DIVIDER_MASK;
1061 } else {
1062 reg_ctrl = ixCG_ECLK_CNTL;
1063 reg_status = ixCG_ECLK_STATUS;
1064 status_mask = CG_ECLK_STATUS__ECLK_STATUS_MASK;
1065 reg_mask = CG_ECLK_CNTL__ECLK_DIR_CNTL_EN_MASK | CG_ECLK_CNTL__ECLK_DIVIDER_MASK;
1066 }
1067
1068 r = amdgpu_atombios_get_clock_dividers(adev,
1069 COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK,
1070 ecclk, false, ÷rs);
1071 if (r)
1072 return r;
1073
1074 for (i = 0; i < 100; i++) {
1075 if (RREG32_SMC(reg_status) & status_mask)
1076 break;
1077 mdelay(10);
1078 }
1079
1080 if (i == 100)
1081 return -ETIMEDOUT;
1082
1083 tmp = RREG32_SMC(reg_ctrl);
1084 tmp &= ~reg_mask;
1085 tmp |= dividers.post_divider;
1086 WREG32_SMC(reg_ctrl, tmp);
1087
1088 for (i = 0; i < 100; i++) {
1089 if (RREG32_SMC(reg_status) & status_mask)
1090 break;
1091 mdelay(10);
1092 }
1093
1094 if (i == 100)
1095 return -ETIMEDOUT;
1096
1097 return 0;
1098}
1099
1100static void vi_pcie_gen3_enable(struct amdgpu_device *adev)
1101{
1102 if (pci_is_root_bus(adev->pdev->bus))
1103 return;
1104
1105 if (amdgpu_pcie_gen2 == 0)
1106 return;
1107
1108 if (adev->flags & AMD_IS_APU)
1109 return;
1110
1111 if (!(adev->pm.pcie_gen_mask & (CAIL_PCIE_LINK_SPEED_SUPPORT_GEN2 |
1112 CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3)))
1113 return;
1114
1115 /* todo */
1116}
1117
1118static void vi_enable_aspm(struct amdgpu_device *adev)
1119{
1120 u32 data, orig;
1121
1122 orig = data = RREG32_PCIE(ixPCIE_LC_CNTL);
1123 data |= PCIE_LC_CNTL__LC_L0S_INACTIVITY_DEFAULT <<
1124 PCIE_LC_CNTL__LC_L0S_INACTIVITY__SHIFT;
1125 data |= PCIE_LC_CNTL__LC_L1_INACTIVITY_DEFAULT <<
1126 PCIE_LC_CNTL__LC_L1_INACTIVITY__SHIFT;
1127 data &= ~PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK;
1128 data |= PCIE_LC_CNTL__LC_DELAY_L1_EXIT_MASK;
1129 if (orig != data)
1130 WREG32_PCIE(ixPCIE_LC_CNTL, data);
1131}
1132
1133static void vi_program_aspm(struct amdgpu_device *adev)
1134{
1135 u32 data, data1, orig;
1136 bool bL1SS = false;
1137 bool bClkReqSupport = true;
1138
1139 if (!amdgpu_aspm)
1140 return;
1141
1142 if (adev->flags & AMD_IS_APU ||
1143 adev->asic_type < CHIP_POLARIS10)
1144 return;
1145
1146 orig = data = RREG32_PCIE(ixPCIE_LC_CNTL);
1147 data &= ~PCIE_LC_CNTL__LC_L1_INACTIVITY_MASK;
1148 data &= ~PCIE_LC_CNTL__LC_L0S_INACTIVITY_MASK;
1149 data |= PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK;
1150 if (orig != data)
1151 WREG32_PCIE(ixPCIE_LC_CNTL, data);
1152
1153 orig = data = RREG32_PCIE(ixPCIE_LC_N_FTS_CNTL);
1154 data &= ~PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_MASK;
1155 data |= 0x0024 << PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS__SHIFT;
1156 data |= PCIE_LC_N_FTS_CNTL__LC_XMIT_N_FTS_OVERRIDE_EN_MASK;
1157 if (orig != data)
1158 WREG32_PCIE(ixPCIE_LC_N_FTS_CNTL, data);
1159
1160 orig = data = RREG32_PCIE(ixPCIE_LC_CNTL3);
1161 data |= PCIE_LC_CNTL3__LC_GO_TO_RECOVERY_MASK;
1162 if (orig != data)
1163 WREG32_PCIE(ixPCIE_LC_CNTL3, data);
1164
1165 orig = data = RREG32_PCIE(ixPCIE_P_CNTL);
1166 data |= PCIE_P_CNTL__P_IGNORE_EDB_ERR_MASK;
1167 if (orig != data)
1168 WREG32_PCIE(ixPCIE_P_CNTL, data);
1169
1170 data = RREG32_PCIE(ixPCIE_LC_L1_PM_SUBSTATE);
1171 pci_read_config_dword(adev->pdev, PCIE_L1_PM_SUB_CNTL, &data1);
1172 if (data & PCIE_LC_L1_PM_SUBSTATE__LC_L1_SUBSTATES_OVERRIDE_EN_MASK &&
1173 (data & (PCIE_LC_L1_PM_SUBSTATE__LC_PCI_PM_L1_2_OVERRIDE_MASK |
1174 PCIE_LC_L1_PM_SUBSTATE__LC_PCI_PM_L1_1_OVERRIDE_MASK |
1175 PCIE_LC_L1_PM_SUBSTATE__LC_ASPM_L1_2_OVERRIDE_MASK |
1176 PCIE_LC_L1_PM_SUBSTATE__LC_ASPM_L1_1_OVERRIDE_MASK))) {
1177 bL1SS = true;
1178 } else if (data1 & (PCIE_L1_PM_SUB_CNTL__ASPM_L1_2_EN_MASK |
1179 PCIE_L1_PM_SUB_CNTL__ASPM_L1_1_EN_MASK |
1180 PCIE_L1_PM_SUB_CNTL__PCI_PM_L1_2_EN_MASK |
1181 PCIE_L1_PM_SUB_CNTL__PCI_PM_L1_1_EN_MASK)) {
1182 bL1SS = true;
1183 }
1184
1185 orig = data = RREG32_PCIE(ixPCIE_LC_CNTL6);
1186 data |= PCIE_LC_CNTL6__LC_L1_POWERDOWN_MASK;
1187 if (orig != data)
1188 WREG32_PCIE(ixPCIE_LC_CNTL6, data);
1189
1190 orig = data = RREG32_PCIE(ixPCIE_LC_LINK_WIDTH_CNTL);
1191 data |= PCIE_LC_LINK_WIDTH_CNTL__LC_DYN_LANES_PWR_STATE_MASK;
1192 if (orig != data)
1193 WREG32_PCIE(ixPCIE_LC_LINK_WIDTH_CNTL, data);
1194
1195 pci_read_config_dword(adev->pdev, LINK_CAP, &data);
1196 if (!(data & PCIE_LINK_CAP__CLOCK_POWER_MANAGEMENT_MASK))
1197 bClkReqSupport = false;
1198
1199 if (bClkReqSupport) {
1200 orig = data = RREG32_SMC(ixTHM_CLK_CNTL);
1201 data &= ~(THM_CLK_CNTL__CMON_CLK_SEL_MASK | THM_CLK_CNTL__TMON_CLK_SEL_MASK);
1202 data |= (1 << THM_CLK_CNTL__CMON_CLK_SEL__SHIFT) |
1203 (1 << THM_CLK_CNTL__TMON_CLK_SEL__SHIFT);
1204 if (orig != data)
1205 WREG32_SMC(ixTHM_CLK_CNTL, data);
1206
1207 orig = data = RREG32_SMC(ixMISC_CLK_CTRL);
1208 data &= ~(MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL_MASK |
1209 MISC_CLK_CTRL__ZCLK_SEL_MASK | MISC_CLK_CTRL__DFT_SMS_PG_CLK_SEL_MASK);
1210 data |= (1 << MISC_CLK_CTRL__DEEP_SLEEP_CLK_SEL__SHIFT) |
1211 (1 << MISC_CLK_CTRL__ZCLK_SEL__SHIFT);
1212 data |= (0x20 << MISC_CLK_CTRL__DFT_SMS_PG_CLK_SEL__SHIFT);
1213 if (orig != data)
1214 WREG32_SMC(ixMISC_CLK_CTRL, data);
1215
1216 orig = data = RREG32_SMC(ixCG_CLKPIN_CNTL);
1217 data |= CG_CLKPIN_CNTL__XTALIN_DIVIDE_MASK;
1218 if (orig != data)
1219 WREG32_SMC(ixCG_CLKPIN_CNTL, data);
1220
1221 orig = data = RREG32_SMC(ixCG_CLKPIN_CNTL_2);
1222 data |= CG_CLKPIN_CNTL_2__ENABLE_XCLK_MASK;
1223 if (orig != data)
1224 WREG32_SMC(ixCG_CLKPIN_CNTL, data);
1225
1226 orig = data = RREG32_SMC(ixMPLL_BYPASSCLK_SEL);
1227 data &= ~MPLL_BYPASSCLK_SEL__MPLL_CLKOUT_SEL_MASK;
1228 data |= (4 << MPLL_BYPASSCLK_SEL__MPLL_CLKOUT_SEL__SHIFT);
1229 if (orig != data)
1230 WREG32_SMC(ixMPLL_BYPASSCLK_SEL, data);
1231
1232 orig = data = RREG32_PCIE(ixCPM_CONTROL);
1233 data |= (CPM_CONTROL__REFCLK_XSTCLK_ENABLE_MASK |
1234 CPM_CONTROL__CLKREQb_UNGATE_TXCLK_ENABLE_MASK);
1235 if (orig != data)
1236 WREG32_PCIE(ixCPM_CONTROL, data);
1237
1238 orig = data = RREG32_PCIE(ixPCIE_CONFIG_CNTL);
1239 data &= ~PCIE_CONFIG_CNTL__DYN_CLK_LATENCY_MASK;
1240 data |= (0xE << PCIE_CONFIG_CNTL__DYN_CLK_LATENCY__SHIFT);
1241 if (orig != data)
1242 WREG32_PCIE(ixPCIE_CONFIG_CNTL, data);
1243
1244 orig = data = RREG32(mmBIF_CLK_CTRL);
1245 data |= BIF_CLK_CTRL__BIF_XSTCLK_READY_MASK;
1246 if (orig != data)
1247 WREG32(mmBIF_CLK_CTRL, data);
1248
1249 orig = data = RREG32_PCIE(ixPCIE_LC_CNTL7);
1250 data |= PCIE_LC_CNTL7__LC_L1_SIDEBAND_CLKREQ_PDWN_EN_MASK;
1251 if (orig != data)
1252 WREG32_PCIE(ixPCIE_LC_CNTL7, data);
1253
1254 orig = data = RREG32_PCIE(ixPCIE_HW_DEBUG);
1255 data |= PCIE_HW_DEBUG__HW_01_DEBUG_MASK;
1256 if (orig != data)
1257 WREG32_PCIE(ixPCIE_HW_DEBUG, data);
1258
1259 orig = data = RREG32_PCIE(ixPCIE_LC_CNTL2);
1260 data |= PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L23_MASK;
1261 data |= PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L1_MASK;
1262 if (bL1SS)
1263 data &= ~PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L1_MASK;
1264 if (orig != data)
1265 WREG32_PCIE(ixPCIE_LC_CNTL2, data);
1266
1267 }
1268
1269 vi_enable_aspm(adev);
1270
1271 data = RREG32_PCIE(ixPCIE_LC_N_FTS_CNTL);
1272 data1 = RREG32_PCIE(ixPCIE_LC_STATUS1);
1273 if (((data & PCIE_LC_N_FTS_CNTL__LC_N_FTS_MASK) == PCIE_LC_N_FTS_CNTL__LC_N_FTS_MASK) &&
1274 data1 & PCIE_LC_STATUS1__LC_REVERSE_XMIT_MASK &&
1275 data1 & PCIE_LC_STATUS1__LC_REVERSE_RCVR_MASK) {
1276 orig = data = RREG32_PCIE(ixPCIE_LC_CNTL);
1277 data &= ~PCIE_LC_CNTL__LC_L0S_INACTIVITY_MASK;
1278 if (orig != data)
1279 WREG32_PCIE(ixPCIE_LC_CNTL, data);
1280 }
1281
1282 if ((adev->asic_type == CHIP_POLARIS12 &&
1283 !(ASICID_IS_P23(adev->pdev->device, adev->pdev->revision))) ||
1284 ASIC_IS_P22(adev->asic_type, adev->external_rev_id)) {
1285 orig = data = RREG32_PCIE(ixPCIE_LC_TRAINING_CNTL);
1286 data &= ~PCIE_LC_TRAINING_CNTL__LC_DISABLE_TRAINING_BIT_ARCH_MASK;
1287 if (orig != data)
1288 WREG32_PCIE(ixPCIE_LC_TRAINING_CNTL, data);
1289 }
1290}
1291
1292static void vi_enable_doorbell_aperture(struct amdgpu_device *adev,
1293 bool enable)
1294{
1295 u32 tmp;
1296
1297 /* not necessary on CZ */
1298 if (adev->flags & AMD_IS_APU)
1299 return;
1300
1301 tmp = RREG32(mmBIF_DOORBELL_APER_EN);
1302 if (enable)
1303 tmp = REG_SET_FIELD(tmp, BIF_DOORBELL_APER_EN, BIF_DOORBELL_APER_EN, 1);
1304 else
1305 tmp = REG_SET_FIELD(tmp, BIF_DOORBELL_APER_EN, BIF_DOORBELL_APER_EN, 0);
1306
1307 WREG32(mmBIF_DOORBELL_APER_EN, tmp);
1308}
1309
1310#define ATI_REV_ID_FUSE_MACRO__ADDRESS 0xC0014044
1311#define ATI_REV_ID_FUSE_MACRO__SHIFT 9
1312#define ATI_REV_ID_FUSE_MACRO__MASK 0x00001E00
1313
1314static uint32_t vi_get_rev_id(struct amdgpu_device *adev)
1315{
1316 if (adev->flags & AMD_IS_APU)
1317 return (RREG32_SMC(ATI_REV_ID_FUSE_MACRO__ADDRESS) & ATI_REV_ID_FUSE_MACRO__MASK)
1318 >> ATI_REV_ID_FUSE_MACRO__SHIFT;
1319 else
1320 return (RREG32(mmPCIE_EFUSE4) & PCIE_EFUSE4__STRAP_BIF_ATI_REV_ID_MASK)
1321 >> PCIE_EFUSE4__STRAP_BIF_ATI_REV_ID__SHIFT;
1322}
1323
1324static void vi_flush_hdp(struct amdgpu_device *adev, struct amdgpu_ring *ring)
1325{
1326 if (!ring || !ring->funcs->emit_wreg) {
1327 WREG32(mmHDP_MEM_COHERENCY_FLUSH_CNTL, 1);
1328 RREG32(mmHDP_MEM_COHERENCY_FLUSH_CNTL);
1329 } else {
1330 amdgpu_ring_emit_wreg(ring, mmHDP_MEM_COHERENCY_FLUSH_CNTL, 1);
1331 }
1332}
1333
1334static void vi_invalidate_hdp(struct amdgpu_device *adev,
1335 struct amdgpu_ring *ring)
1336{
1337 if (!ring || !ring->funcs->emit_wreg) {
1338 WREG32(mmHDP_DEBUG0, 1);
1339 RREG32(mmHDP_DEBUG0);
1340 } else {
1341 amdgpu_ring_emit_wreg(ring, mmHDP_DEBUG0, 1);
1342 }
1343}
1344
1345static bool vi_need_full_reset(struct amdgpu_device *adev)
1346{
1347 switch (adev->asic_type) {
1348 case CHIP_CARRIZO:
1349 case CHIP_STONEY:
1350 /* CZ has hang issues with full reset at the moment */
1351 return false;
1352 case CHIP_FIJI:
1353 case CHIP_TONGA:
1354 /* XXX: soft reset should work on fiji and tonga */
1355 return true;
1356 case CHIP_POLARIS10:
1357 case CHIP_POLARIS11:
1358 case CHIP_POLARIS12:
1359 case CHIP_TOPAZ:
1360 default:
1361 /* change this when we support soft reset */
1362 return true;
1363 }
1364}
1365
1366static void vi_get_pcie_usage(struct amdgpu_device *adev, uint64_t *count0,
1367 uint64_t *count1)
1368{
1369 uint32_t perfctr = 0;
1370 uint64_t cnt0_of, cnt1_of;
1371 int tmp;
1372
1373 /* This reports 0 on APUs, so return to avoid writing/reading registers
1374 * that may or may not be different from their GPU counterparts
1375 */
1376 if (adev->flags & AMD_IS_APU)
1377 return;
1378
1379 /* Set the 2 events that we wish to watch, defined above */
1380 /* Reg 40 is # received msgs, Reg 104 is # of posted requests sent */
1381 perfctr = REG_SET_FIELD(perfctr, PCIE_PERF_CNTL_TXCLK, EVENT0_SEL, 40);
1382 perfctr = REG_SET_FIELD(perfctr, PCIE_PERF_CNTL_TXCLK, EVENT1_SEL, 104);
1383
1384 /* Write to enable desired perf counters */
1385 WREG32_PCIE(ixPCIE_PERF_CNTL_TXCLK, perfctr);
1386 /* Zero out and enable the perf counters
1387 * Write 0x5:
1388 * Bit 0 = Start all counters(1)
1389 * Bit 2 = Global counter reset enable(1)
1390 */
1391 WREG32_PCIE(ixPCIE_PERF_COUNT_CNTL, 0x00000005);
1392
1393 msleep(1000);
1394
1395 /* Load the shadow and disable the perf counters
1396 * Write 0x2:
1397 * Bit 0 = Stop counters(0)
1398 * Bit 1 = Load the shadow counters(1)
1399 */
1400 WREG32_PCIE(ixPCIE_PERF_COUNT_CNTL, 0x00000002);
1401
1402 /* Read register values to get any >32bit overflow */
1403 tmp = RREG32_PCIE(ixPCIE_PERF_CNTL_TXCLK);
1404 cnt0_of = REG_GET_FIELD(tmp, PCIE_PERF_CNTL_TXCLK, COUNTER0_UPPER);
1405 cnt1_of = REG_GET_FIELD(tmp, PCIE_PERF_CNTL_TXCLK, COUNTER1_UPPER);
1406
1407 /* Get the values and add the overflow */
1408 *count0 = RREG32_PCIE(ixPCIE_PERF_COUNT0_TXCLK) | (cnt0_of << 32);
1409 *count1 = RREG32_PCIE(ixPCIE_PERF_COUNT1_TXCLK) | (cnt1_of << 32);
1410}
1411
1412static uint64_t vi_get_pcie_replay_count(struct amdgpu_device *adev)
1413{
1414 uint64_t nak_r, nak_g;
1415
1416 /* Get the number of NAKs received and generated */
1417 nak_r = RREG32_PCIE(ixPCIE_RX_NUM_NAK);
1418 nak_g = RREG32_PCIE(ixPCIE_RX_NUM_NAK_GENERATED);
1419
1420 /* Add the total number of NAKs, i.e the number of replays */
1421 return (nak_r + nak_g);
1422}
1423
1424static bool vi_need_reset_on_init(struct amdgpu_device *adev)
1425{
1426 u32 clock_cntl, pc;
1427
1428 if (adev->flags & AMD_IS_APU)
1429 return false;
1430
1431 /* check if the SMC is already running */
1432 clock_cntl = RREG32_SMC(ixSMC_SYSCON_CLOCK_CNTL_0);
1433 pc = RREG32_SMC(ixSMC_PC_C);
1434 if ((0 == REG_GET_FIELD(clock_cntl, SMC_SYSCON_CLOCK_CNTL_0, ck_disable)) &&
1435 (0x20100 <= pc))
1436 return true;
1437
1438 return false;
1439}
1440
1441static void vi_pre_asic_init(struct amdgpu_device *adev)
1442{
1443}
1444
1445static const struct amdgpu_asic_funcs vi_asic_funcs =
1446{
1447 .read_disabled_bios = &vi_read_disabled_bios,
1448 .read_bios_from_rom = &vi_read_bios_from_rom,
1449 .read_register = &vi_read_register,
1450 .reset = &vi_asic_reset,
1451 .reset_method = &vi_asic_reset_method,
1452 .set_vga_state = &vi_vga_set_state,
1453 .get_xclk = &vi_get_xclk,
1454 .set_uvd_clocks = &vi_set_uvd_clocks,
1455 .set_vce_clocks = &vi_set_vce_clocks,
1456 .get_config_memsize = &vi_get_config_memsize,
1457 .flush_hdp = &vi_flush_hdp,
1458 .invalidate_hdp = &vi_invalidate_hdp,
1459 .need_full_reset = &vi_need_full_reset,
1460 .init_doorbell_index = &legacy_doorbell_index_init,
1461 .get_pcie_usage = &vi_get_pcie_usage,
1462 .need_reset_on_init = &vi_need_reset_on_init,
1463 .get_pcie_replay_count = &vi_get_pcie_replay_count,
1464 .supports_baco = &vi_asic_supports_baco,
1465 .pre_asic_init = &vi_pre_asic_init,
1466 .query_video_codecs = &vi_query_video_codecs,
1467};
1468
1469#define CZ_REV_BRISTOL(rev) \
1470 ((rev >= 0xC8 && rev <= 0xCE) || (rev >= 0xE1 && rev <= 0xE6))
1471
1472static int vi_common_early_init(void *handle)
1473{
1474 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1475
1476 if (adev->flags & AMD_IS_APU) {
1477 adev->smc_rreg = &cz_smc_rreg;
1478 adev->smc_wreg = &cz_smc_wreg;
1479 } else {
1480 adev->smc_rreg = &vi_smc_rreg;
1481 adev->smc_wreg = &vi_smc_wreg;
1482 }
1483 adev->pcie_rreg = &vi_pcie_rreg;
1484 adev->pcie_wreg = &vi_pcie_wreg;
1485 adev->uvd_ctx_rreg = &vi_uvd_ctx_rreg;
1486 adev->uvd_ctx_wreg = &vi_uvd_ctx_wreg;
1487 adev->didt_rreg = &vi_didt_rreg;
1488 adev->didt_wreg = &vi_didt_wreg;
1489 adev->gc_cac_rreg = &vi_gc_cac_rreg;
1490 adev->gc_cac_wreg = &vi_gc_cac_wreg;
1491
1492 adev->asic_funcs = &vi_asic_funcs;
1493
1494 adev->rev_id = vi_get_rev_id(adev);
1495 adev->external_rev_id = 0xFF;
1496 switch (adev->asic_type) {
1497 case CHIP_TOPAZ:
1498 adev->cg_flags = 0;
1499 adev->pg_flags = 0;
1500 adev->external_rev_id = 0x1;
1501 break;
1502 case CHIP_FIJI:
1503 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1504 AMD_CG_SUPPORT_GFX_MGLS |
1505 AMD_CG_SUPPORT_GFX_RLC_LS |
1506 AMD_CG_SUPPORT_GFX_CP_LS |
1507 AMD_CG_SUPPORT_GFX_CGTS |
1508 AMD_CG_SUPPORT_GFX_CGTS_LS |
1509 AMD_CG_SUPPORT_GFX_CGCG |
1510 AMD_CG_SUPPORT_GFX_CGLS |
1511 AMD_CG_SUPPORT_SDMA_MGCG |
1512 AMD_CG_SUPPORT_SDMA_LS |
1513 AMD_CG_SUPPORT_BIF_LS |
1514 AMD_CG_SUPPORT_HDP_MGCG |
1515 AMD_CG_SUPPORT_HDP_LS |
1516 AMD_CG_SUPPORT_ROM_MGCG |
1517 AMD_CG_SUPPORT_MC_MGCG |
1518 AMD_CG_SUPPORT_MC_LS |
1519 AMD_CG_SUPPORT_UVD_MGCG;
1520 adev->pg_flags = 0;
1521 adev->external_rev_id = adev->rev_id + 0x3c;
1522 break;
1523 case CHIP_TONGA:
1524 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1525 AMD_CG_SUPPORT_GFX_CGCG |
1526 AMD_CG_SUPPORT_GFX_CGLS |
1527 AMD_CG_SUPPORT_SDMA_MGCG |
1528 AMD_CG_SUPPORT_SDMA_LS |
1529 AMD_CG_SUPPORT_BIF_LS |
1530 AMD_CG_SUPPORT_HDP_MGCG |
1531 AMD_CG_SUPPORT_HDP_LS |
1532 AMD_CG_SUPPORT_ROM_MGCG |
1533 AMD_CG_SUPPORT_MC_MGCG |
1534 AMD_CG_SUPPORT_MC_LS |
1535 AMD_CG_SUPPORT_DRM_LS |
1536 AMD_CG_SUPPORT_UVD_MGCG;
1537 adev->pg_flags = 0;
1538 adev->external_rev_id = adev->rev_id + 0x14;
1539 break;
1540 case CHIP_POLARIS11:
1541 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1542 AMD_CG_SUPPORT_GFX_RLC_LS |
1543 AMD_CG_SUPPORT_GFX_CP_LS |
1544 AMD_CG_SUPPORT_GFX_CGCG |
1545 AMD_CG_SUPPORT_GFX_CGLS |
1546 AMD_CG_SUPPORT_GFX_3D_CGCG |
1547 AMD_CG_SUPPORT_GFX_3D_CGLS |
1548 AMD_CG_SUPPORT_SDMA_MGCG |
1549 AMD_CG_SUPPORT_SDMA_LS |
1550 AMD_CG_SUPPORT_BIF_MGCG |
1551 AMD_CG_SUPPORT_BIF_LS |
1552 AMD_CG_SUPPORT_HDP_MGCG |
1553 AMD_CG_SUPPORT_HDP_LS |
1554 AMD_CG_SUPPORT_ROM_MGCG |
1555 AMD_CG_SUPPORT_MC_MGCG |
1556 AMD_CG_SUPPORT_MC_LS |
1557 AMD_CG_SUPPORT_DRM_LS |
1558 AMD_CG_SUPPORT_UVD_MGCG |
1559 AMD_CG_SUPPORT_VCE_MGCG;
1560 adev->pg_flags = 0;
1561 adev->external_rev_id = adev->rev_id + 0x5A;
1562 break;
1563 case CHIP_POLARIS10:
1564 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1565 AMD_CG_SUPPORT_GFX_RLC_LS |
1566 AMD_CG_SUPPORT_GFX_CP_LS |
1567 AMD_CG_SUPPORT_GFX_CGCG |
1568 AMD_CG_SUPPORT_GFX_CGLS |
1569 AMD_CG_SUPPORT_GFX_3D_CGCG |
1570 AMD_CG_SUPPORT_GFX_3D_CGLS |
1571 AMD_CG_SUPPORT_SDMA_MGCG |
1572 AMD_CG_SUPPORT_SDMA_LS |
1573 AMD_CG_SUPPORT_BIF_MGCG |
1574 AMD_CG_SUPPORT_BIF_LS |
1575 AMD_CG_SUPPORT_HDP_MGCG |
1576 AMD_CG_SUPPORT_HDP_LS |
1577 AMD_CG_SUPPORT_ROM_MGCG |
1578 AMD_CG_SUPPORT_MC_MGCG |
1579 AMD_CG_SUPPORT_MC_LS |
1580 AMD_CG_SUPPORT_DRM_LS |
1581 AMD_CG_SUPPORT_UVD_MGCG |
1582 AMD_CG_SUPPORT_VCE_MGCG;
1583 adev->pg_flags = 0;
1584 adev->external_rev_id = adev->rev_id + 0x50;
1585 break;
1586 case CHIP_POLARIS12:
1587 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1588 AMD_CG_SUPPORT_GFX_RLC_LS |
1589 AMD_CG_SUPPORT_GFX_CP_LS |
1590 AMD_CG_SUPPORT_GFX_CGCG |
1591 AMD_CG_SUPPORT_GFX_CGLS |
1592 AMD_CG_SUPPORT_GFX_3D_CGCG |
1593 AMD_CG_SUPPORT_GFX_3D_CGLS |
1594 AMD_CG_SUPPORT_SDMA_MGCG |
1595 AMD_CG_SUPPORT_SDMA_LS |
1596 AMD_CG_SUPPORT_BIF_MGCG |
1597 AMD_CG_SUPPORT_BIF_LS |
1598 AMD_CG_SUPPORT_HDP_MGCG |
1599 AMD_CG_SUPPORT_HDP_LS |
1600 AMD_CG_SUPPORT_ROM_MGCG |
1601 AMD_CG_SUPPORT_MC_MGCG |
1602 AMD_CG_SUPPORT_MC_LS |
1603 AMD_CG_SUPPORT_DRM_LS |
1604 AMD_CG_SUPPORT_UVD_MGCG |
1605 AMD_CG_SUPPORT_VCE_MGCG;
1606 adev->pg_flags = 0;
1607 adev->external_rev_id = adev->rev_id + 0x64;
1608 break;
1609 case CHIP_VEGAM:
1610 adev->cg_flags = 0;
1611 /*AMD_CG_SUPPORT_GFX_MGCG |
1612 AMD_CG_SUPPORT_GFX_RLC_LS |
1613 AMD_CG_SUPPORT_GFX_CP_LS |
1614 AMD_CG_SUPPORT_GFX_CGCG |
1615 AMD_CG_SUPPORT_GFX_CGLS |
1616 AMD_CG_SUPPORT_GFX_3D_CGCG |
1617 AMD_CG_SUPPORT_GFX_3D_CGLS |
1618 AMD_CG_SUPPORT_SDMA_MGCG |
1619 AMD_CG_SUPPORT_SDMA_LS |
1620 AMD_CG_SUPPORT_BIF_MGCG |
1621 AMD_CG_SUPPORT_BIF_LS |
1622 AMD_CG_SUPPORT_HDP_MGCG |
1623 AMD_CG_SUPPORT_HDP_LS |
1624 AMD_CG_SUPPORT_ROM_MGCG |
1625 AMD_CG_SUPPORT_MC_MGCG |
1626 AMD_CG_SUPPORT_MC_LS |
1627 AMD_CG_SUPPORT_DRM_LS |
1628 AMD_CG_SUPPORT_UVD_MGCG |
1629 AMD_CG_SUPPORT_VCE_MGCG;*/
1630 adev->pg_flags = 0;
1631 adev->external_rev_id = adev->rev_id + 0x6E;
1632 break;
1633 case CHIP_CARRIZO:
1634 adev->cg_flags = AMD_CG_SUPPORT_UVD_MGCG |
1635 AMD_CG_SUPPORT_GFX_MGCG |
1636 AMD_CG_SUPPORT_GFX_MGLS |
1637 AMD_CG_SUPPORT_GFX_RLC_LS |
1638 AMD_CG_SUPPORT_GFX_CP_LS |
1639 AMD_CG_SUPPORT_GFX_CGTS |
1640 AMD_CG_SUPPORT_GFX_CGTS_LS |
1641 AMD_CG_SUPPORT_GFX_CGCG |
1642 AMD_CG_SUPPORT_GFX_CGLS |
1643 AMD_CG_SUPPORT_BIF_LS |
1644 AMD_CG_SUPPORT_HDP_MGCG |
1645 AMD_CG_SUPPORT_HDP_LS |
1646 AMD_CG_SUPPORT_SDMA_MGCG |
1647 AMD_CG_SUPPORT_SDMA_LS |
1648 AMD_CG_SUPPORT_VCE_MGCG;
1649 /* rev0 hardware requires workarounds to support PG */
1650 adev->pg_flags = 0;
1651 if (adev->rev_id != 0x00 || CZ_REV_BRISTOL(adev->pdev->revision)) {
1652 adev->pg_flags |= AMD_PG_SUPPORT_GFX_SMG |
1653 AMD_PG_SUPPORT_GFX_PIPELINE |
1654 AMD_PG_SUPPORT_CP |
1655 AMD_PG_SUPPORT_UVD |
1656 AMD_PG_SUPPORT_VCE;
1657 }
1658 adev->external_rev_id = adev->rev_id + 0x1;
1659 break;
1660 case CHIP_STONEY:
1661 adev->cg_flags = AMD_CG_SUPPORT_UVD_MGCG |
1662 AMD_CG_SUPPORT_GFX_MGCG |
1663 AMD_CG_SUPPORT_GFX_MGLS |
1664 AMD_CG_SUPPORT_GFX_RLC_LS |
1665 AMD_CG_SUPPORT_GFX_CP_LS |
1666 AMD_CG_SUPPORT_GFX_CGTS |
1667 AMD_CG_SUPPORT_GFX_CGTS_LS |
1668 AMD_CG_SUPPORT_GFX_CGLS |
1669 AMD_CG_SUPPORT_BIF_LS |
1670 AMD_CG_SUPPORT_HDP_MGCG |
1671 AMD_CG_SUPPORT_HDP_LS |
1672 AMD_CG_SUPPORT_SDMA_MGCG |
1673 AMD_CG_SUPPORT_SDMA_LS |
1674 AMD_CG_SUPPORT_VCE_MGCG;
1675 adev->pg_flags = AMD_PG_SUPPORT_GFX_PG |
1676 AMD_PG_SUPPORT_GFX_SMG |
1677 AMD_PG_SUPPORT_GFX_PIPELINE |
1678 AMD_PG_SUPPORT_CP |
1679 AMD_PG_SUPPORT_UVD |
1680 AMD_PG_SUPPORT_VCE;
1681 adev->external_rev_id = adev->rev_id + 0x61;
1682 break;
1683 default:
1684 /* FIXME: not supported yet */
1685 return -EINVAL;
1686 }
1687
1688 if (amdgpu_sriov_vf(adev)) {
1689 amdgpu_virt_init_setting(adev);
1690 xgpu_vi_mailbox_set_irq_funcs(adev);
1691 }
1692
1693 return 0;
1694}
1695
1696static int vi_common_late_init(void *handle)
1697{
1698 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1699
1700 if (amdgpu_sriov_vf(adev))
1701 xgpu_vi_mailbox_get_irq(adev);
1702
1703 return 0;
1704}
1705
1706static int vi_common_sw_init(void *handle)
1707{
1708 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1709
1710 if (amdgpu_sriov_vf(adev))
1711 xgpu_vi_mailbox_add_irq_id(adev);
1712
1713 return 0;
1714}
1715
1716static int vi_common_sw_fini(void *handle)
1717{
1718 return 0;
1719}
1720
1721static int vi_common_hw_init(void *handle)
1722{
1723 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1724
1725 /* move the golden regs per IP block */
1726 vi_init_golden_registers(adev);
1727 /* enable pcie gen2/3 link */
1728 vi_pcie_gen3_enable(adev);
1729 /* enable aspm */
1730 vi_program_aspm(adev);
1731 /* enable the doorbell aperture */
1732 vi_enable_doorbell_aperture(adev, true);
1733
1734 return 0;
1735}
1736
1737static int vi_common_hw_fini(void *handle)
1738{
1739 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1740
1741 /* enable the doorbell aperture */
1742 vi_enable_doorbell_aperture(adev, false);
1743
1744 if (amdgpu_sriov_vf(adev))
1745 xgpu_vi_mailbox_put_irq(adev);
1746
1747 return 0;
1748}
1749
1750static int vi_common_suspend(void *handle)
1751{
1752 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1753
1754 return vi_common_hw_fini(adev);
1755}
1756
1757static int vi_common_resume(void *handle)
1758{
1759 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1760
1761 return vi_common_hw_init(adev);
1762}
1763
1764static bool vi_common_is_idle(void *handle)
1765{
1766 return true;
1767}
1768
1769static int vi_common_wait_for_idle(void *handle)
1770{
1771 return 0;
1772}
1773
1774static int vi_common_soft_reset(void *handle)
1775{
1776 return 0;
1777}
1778
1779static void vi_update_bif_medium_grain_light_sleep(struct amdgpu_device *adev,
1780 bool enable)
1781{
1782 uint32_t temp, data;
1783
1784 temp = data = RREG32_PCIE(ixPCIE_CNTL2);
1785
1786 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_BIF_LS))
1787 data |= PCIE_CNTL2__SLV_MEM_LS_EN_MASK |
1788 PCIE_CNTL2__MST_MEM_LS_EN_MASK |
1789 PCIE_CNTL2__REPLAY_MEM_LS_EN_MASK;
1790 else
1791 data &= ~(PCIE_CNTL2__SLV_MEM_LS_EN_MASK |
1792 PCIE_CNTL2__MST_MEM_LS_EN_MASK |
1793 PCIE_CNTL2__REPLAY_MEM_LS_EN_MASK);
1794
1795 if (temp != data)
1796 WREG32_PCIE(ixPCIE_CNTL2, data);
1797}
1798
1799static void vi_update_hdp_medium_grain_clock_gating(struct amdgpu_device *adev,
1800 bool enable)
1801{
1802 uint32_t temp, data;
1803
1804 temp = data = RREG32(mmHDP_HOST_PATH_CNTL);
1805
1806 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_HDP_MGCG))
1807 data &= ~HDP_HOST_PATH_CNTL__CLOCK_GATING_DIS_MASK;
1808 else
1809 data |= HDP_HOST_PATH_CNTL__CLOCK_GATING_DIS_MASK;
1810
1811 if (temp != data)
1812 WREG32(mmHDP_HOST_PATH_CNTL, data);
1813}
1814
1815static void vi_update_hdp_light_sleep(struct amdgpu_device *adev,
1816 bool enable)
1817{
1818 uint32_t temp, data;
1819
1820 temp = data = RREG32(mmHDP_MEM_POWER_LS);
1821
1822 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_HDP_LS))
1823 data |= HDP_MEM_POWER_LS__LS_ENABLE_MASK;
1824 else
1825 data &= ~HDP_MEM_POWER_LS__LS_ENABLE_MASK;
1826
1827 if (temp != data)
1828 WREG32(mmHDP_MEM_POWER_LS, data);
1829}
1830
1831static void vi_update_drm_light_sleep(struct amdgpu_device *adev,
1832 bool enable)
1833{
1834 uint32_t temp, data;
1835
1836 temp = data = RREG32(0x157a);
1837
1838 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_DRM_LS))
1839 data |= 1;
1840 else
1841 data &= ~1;
1842
1843 if (temp != data)
1844 WREG32(0x157a, data);
1845}
1846
1847
1848static void vi_update_rom_medium_grain_clock_gating(struct amdgpu_device *adev,
1849 bool enable)
1850{
1851 uint32_t temp, data;
1852
1853 temp = data = RREG32_SMC(ixCGTT_ROM_CLK_CTRL0);
1854
1855 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_ROM_MGCG))
1856 data &= ~(CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK |
1857 CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1_MASK);
1858 else
1859 data |= CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK |
1860 CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1_MASK;
1861
1862 if (temp != data)
1863 WREG32_SMC(ixCGTT_ROM_CLK_CTRL0, data);
1864}
1865
1866static int vi_common_set_clockgating_state_by_smu(void *handle,
1867 enum amd_clockgating_state state)
1868{
1869 uint32_t msg_id, pp_state = 0;
1870 uint32_t pp_support_state = 0;
1871 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1872
1873 if (adev->cg_flags & (AMD_CG_SUPPORT_MC_LS | AMD_CG_SUPPORT_MC_MGCG)) {
1874 if (adev->cg_flags & AMD_CG_SUPPORT_MC_LS) {
1875 pp_support_state = PP_STATE_SUPPORT_LS;
1876 pp_state = PP_STATE_LS;
1877 }
1878 if (adev->cg_flags & AMD_CG_SUPPORT_MC_MGCG) {
1879 pp_support_state |= PP_STATE_SUPPORT_CG;
1880 pp_state |= PP_STATE_CG;
1881 }
1882 if (state == AMD_CG_STATE_UNGATE)
1883 pp_state = 0;
1884 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,
1885 PP_BLOCK_SYS_MC,
1886 pp_support_state,
1887 pp_state);
1888 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);
1889 }
1890
1891 if (adev->cg_flags & (AMD_CG_SUPPORT_SDMA_LS | AMD_CG_SUPPORT_SDMA_MGCG)) {
1892 if (adev->cg_flags & AMD_CG_SUPPORT_SDMA_LS) {
1893 pp_support_state = PP_STATE_SUPPORT_LS;
1894 pp_state = PP_STATE_LS;
1895 }
1896 if (adev->cg_flags & AMD_CG_SUPPORT_SDMA_MGCG) {
1897 pp_support_state |= PP_STATE_SUPPORT_CG;
1898 pp_state |= PP_STATE_CG;
1899 }
1900 if (state == AMD_CG_STATE_UNGATE)
1901 pp_state = 0;
1902 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,
1903 PP_BLOCK_SYS_SDMA,
1904 pp_support_state,
1905 pp_state);
1906 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);
1907 }
1908
1909 if (adev->cg_flags & (AMD_CG_SUPPORT_HDP_LS | AMD_CG_SUPPORT_HDP_MGCG)) {
1910 if (adev->cg_flags & AMD_CG_SUPPORT_HDP_LS) {
1911 pp_support_state = PP_STATE_SUPPORT_LS;
1912 pp_state = PP_STATE_LS;
1913 }
1914 if (adev->cg_flags & AMD_CG_SUPPORT_HDP_MGCG) {
1915 pp_support_state |= PP_STATE_SUPPORT_CG;
1916 pp_state |= PP_STATE_CG;
1917 }
1918 if (state == AMD_CG_STATE_UNGATE)
1919 pp_state = 0;
1920 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,
1921 PP_BLOCK_SYS_HDP,
1922 pp_support_state,
1923 pp_state);
1924 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);
1925 }
1926
1927
1928 if (adev->cg_flags & AMD_CG_SUPPORT_BIF_LS) {
1929 if (state == AMD_CG_STATE_UNGATE)
1930 pp_state = 0;
1931 else
1932 pp_state = PP_STATE_LS;
1933
1934 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,
1935 PP_BLOCK_SYS_BIF,
1936 PP_STATE_SUPPORT_LS,
1937 pp_state);
1938 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);
1939 }
1940 if (adev->cg_flags & AMD_CG_SUPPORT_BIF_MGCG) {
1941 if (state == AMD_CG_STATE_UNGATE)
1942 pp_state = 0;
1943 else
1944 pp_state = PP_STATE_CG;
1945
1946 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,
1947 PP_BLOCK_SYS_BIF,
1948 PP_STATE_SUPPORT_CG,
1949 pp_state);
1950 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);
1951 }
1952
1953 if (adev->cg_flags & AMD_CG_SUPPORT_DRM_LS) {
1954
1955 if (state == AMD_CG_STATE_UNGATE)
1956 pp_state = 0;
1957 else
1958 pp_state = PP_STATE_LS;
1959
1960 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,
1961 PP_BLOCK_SYS_DRM,
1962 PP_STATE_SUPPORT_LS,
1963 pp_state);
1964 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);
1965 }
1966
1967 if (adev->cg_flags & AMD_CG_SUPPORT_ROM_MGCG) {
1968
1969 if (state == AMD_CG_STATE_UNGATE)
1970 pp_state = 0;
1971 else
1972 pp_state = PP_STATE_CG;
1973
1974 msg_id = PP_CG_MSG_ID(PP_GROUP_SYS,
1975 PP_BLOCK_SYS_ROM,
1976 PP_STATE_SUPPORT_CG,
1977 pp_state);
1978 amdgpu_dpm_set_clockgating_by_smu(adev, msg_id);
1979 }
1980 return 0;
1981}
1982
1983static int vi_common_set_clockgating_state(void *handle,
1984 enum amd_clockgating_state state)
1985{
1986 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1987
1988 if (amdgpu_sriov_vf(adev))
1989 return 0;
1990
1991 switch (adev->asic_type) {
1992 case CHIP_FIJI:
1993 vi_update_bif_medium_grain_light_sleep(adev,
1994 state == AMD_CG_STATE_GATE);
1995 vi_update_hdp_medium_grain_clock_gating(adev,
1996 state == AMD_CG_STATE_GATE);
1997 vi_update_hdp_light_sleep(adev,
1998 state == AMD_CG_STATE_GATE);
1999 vi_update_rom_medium_grain_clock_gating(adev,
2000 state == AMD_CG_STATE_GATE);
2001 break;
2002 case CHIP_CARRIZO:
2003 case CHIP_STONEY:
2004 vi_update_bif_medium_grain_light_sleep(adev,
2005 state == AMD_CG_STATE_GATE);
2006 vi_update_hdp_medium_grain_clock_gating(adev,
2007 state == AMD_CG_STATE_GATE);
2008 vi_update_hdp_light_sleep(adev,
2009 state == AMD_CG_STATE_GATE);
2010 vi_update_drm_light_sleep(adev,
2011 state == AMD_CG_STATE_GATE);
2012 break;
2013 case CHIP_TONGA:
2014 case CHIP_POLARIS10:
2015 case CHIP_POLARIS11:
2016 case CHIP_POLARIS12:
2017 case CHIP_VEGAM:
2018 vi_common_set_clockgating_state_by_smu(adev, state);
2019 break;
2020 default:
2021 break;
2022 }
2023 return 0;
2024}
2025
2026static int vi_common_set_powergating_state(void *handle,
2027 enum amd_powergating_state state)
2028{
2029 return 0;
2030}
2031
2032static void vi_common_get_clockgating_state(void *handle, u32 *flags)
2033{
2034 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
2035 int data;
2036
2037 if (amdgpu_sriov_vf(adev))
2038 *flags = 0;
2039
2040 /* AMD_CG_SUPPORT_BIF_LS */
2041 data = RREG32_PCIE(ixPCIE_CNTL2);
2042 if (data & PCIE_CNTL2__SLV_MEM_LS_EN_MASK)
2043 *flags |= AMD_CG_SUPPORT_BIF_LS;
2044
2045 /* AMD_CG_SUPPORT_HDP_LS */
2046 data = RREG32(mmHDP_MEM_POWER_LS);
2047 if (data & HDP_MEM_POWER_LS__LS_ENABLE_MASK)
2048 *flags |= AMD_CG_SUPPORT_HDP_LS;
2049
2050 /* AMD_CG_SUPPORT_HDP_MGCG */
2051 data = RREG32(mmHDP_HOST_PATH_CNTL);
2052 if (!(data & HDP_HOST_PATH_CNTL__CLOCK_GATING_DIS_MASK))
2053 *flags |= AMD_CG_SUPPORT_HDP_MGCG;
2054
2055 /* AMD_CG_SUPPORT_ROM_MGCG */
2056 data = RREG32_SMC(ixCGTT_ROM_CLK_CTRL0);
2057 if (!(data & CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK))
2058 *flags |= AMD_CG_SUPPORT_ROM_MGCG;
2059}
2060
2061static const struct amd_ip_funcs vi_common_ip_funcs = {
2062 .name = "vi_common",
2063 .early_init = vi_common_early_init,
2064 .late_init = vi_common_late_init,
2065 .sw_init = vi_common_sw_init,
2066 .sw_fini = vi_common_sw_fini,
2067 .hw_init = vi_common_hw_init,
2068 .hw_fini = vi_common_hw_fini,
2069 .suspend = vi_common_suspend,
2070 .resume = vi_common_resume,
2071 .is_idle = vi_common_is_idle,
2072 .wait_for_idle = vi_common_wait_for_idle,
2073 .soft_reset = vi_common_soft_reset,
2074 .set_clockgating_state = vi_common_set_clockgating_state,
2075 .set_powergating_state = vi_common_set_powergating_state,
2076 .get_clockgating_state = vi_common_get_clockgating_state,
2077};
2078
2079static const struct amdgpu_ip_block_version vi_common_ip_block =
2080{
2081 .type = AMD_IP_BLOCK_TYPE_COMMON,
2082 .major = 1,
2083 .minor = 0,
2084 .rev = 0,
2085 .funcs = &vi_common_ip_funcs,
2086};
2087
2088void vi_set_virt_ops(struct amdgpu_device *adev)
2089{
2090 adev->virt.ops = &xgpu_vi_virt_ops;
2091}
2092
2093int vi_set_ip_blocks(struct amdgpu_device *adev)
2094{
2095 switch (adev->asic_type) {
2096 case CHIP_TOPAZ:
2097 /* topaz has no DCE, UVD, VCE */
2098 amdgpu_device_ip_block_add(adev, &vi_common_ip_block);
2099 amdgpu_device_ip_block_add(adev, &gmc_v7_4_ip_block);
2100 amdgpu_device_ip_block_add(adev, &iceland_ih_ip_block);
2101 amdgpu_device_ip_block_add(adev, &gfx_v8_0_ip_block);
2102 amdgpu_device_ip_block_add(adev, &sdma_v2_4_ip_block);
2103 amdgpu_device_ip_block_add(adev, &pp_smu_ip_block);
2104 if (adev->enable_virtual_display)
2105 amdgpu_device_ip_block_add(adev, &dce_virtual_ip_block);
2106 break;
2107 case CHIP_FIJI:
2108 amdgpu_device_ip_block_add(adev, &vi_common_ip_block);
2109 amdgpu_device_ip_block_add(adev, &gmc_v8_5_ip_block);
2110 amdgpu_device_ip_block_add(adev, &tonga_ih_ip_block);
2111 amdgpu_device_ip_block_add(adev, &gfx_v8_0_ip_block);
2112 amdgpu_device_ip_block_add(adev, &sdma_v3_0_ip_block);
2113 amdgpu_device_ip_block_add(adev, &pp_smu_ip_block);
2114 if (adev->enable_virtual_display || amdgpu_sriov_vf(adev))
2115 amdgpu_device_ip_block_add(adev, &dce_virtual_ip_block);
2116#if defined(CONFIG_DRM_AMD_DC)
2117 else if (amdgpu_device_has_dc_support(adev))
2118 amdgpu_device_ip_block_add(adev, &dm_ip_block);
2119#endif
2120 else
2121 amdgpu_device_ip_block_add(adev, &dce_v10_1_ip_block);
2122 if (!amdgpu_sriov_vf(adev)) {
2123 amdgpu_device_ip_block_add(adev, &uvd_v6_0_ip_block);
2124 amdgpu_device_ip_block_add(adev, &vce_v3_0_ip_block);
2125 }
2126 break;
2127 case CHIP_TONGA:
2128 amdgpu_device_ip_block_add(adev, &vi_common_ip_block);
2129 amdgpu_device_ip_block_add(adev, &gmc_v8_0_ip_block);
2130 amdgpu_device_ip_block_add(adev, &tonga_ih_ip_block);
2131 amdgpu_device_ip_block_add(adev, &gfx_v8_0_ip_block);
2132 amdgpu_device_ip_block_add(adev, &sdma_v3_0_ip_block);
2133 amdgpu_device_ip_block_add(adev, &pp_smu_ip_block);
2134 if (adev->enable_virtual_display || amdgpu_sriov_vf(adev))
2135 amdgpu_device_ip_block_add(adev, &dce_virtual_ip_block);
2136#if defined(CONFIG_DRM_AMD_DC)
2137 else if (amdgpu_device_has_dc_support(adev))
2138 amdgpu_device_ip_block_add(adev, &dm_ip_block);
2139#endif
2140 else
2141 amdgpu_device_ip_block_add(adev, &dce_v10_0_ip_block);
2142 if (!amdgpu_sriov_vf(adev)) {
2143 amdgpu_device_ip_block_add(adev, &uvd_v5_0_ip_block);
2144 amdgpu_device_ip_block_add(adev, &vce_v3_0_ip_block);
2145 }
2146 break;
2147 case CHIP_POLARIS10:
2148 case CHIP_POLARIS11:
2149 case CHIP_POLARIS12:
2150 case CHIP_VEGAM:
2151 amdgpu_device_ip_block_add(adev, &vi_common_ip_block);
2152 amdgpu_device_ip_block_add(adev, &gmc_v8_1_ip_block);
2153 amdgpu_device_ip_block_add(adev, &tonga_ih_ip_block);
2154 amdgpu_device_ip_block_add(adev, &gfx_v8_0_ip_block);
2155 amdgpu_device_ip_block_add(adev, &sdma_v3_1_ip_block);
2156 amdgpu_device_ip_block_add(adev, &pp_smu_ip_block);
2157 if (adev->enable_virtual_display)
2158 amdgpu_device_ip_block_add(adev, &dce_virtual_ip_block);
2159#if defined(CONFIG_DRM_AMD_DC)
2160 else if (amdgpu_device_has_dc_support(adev))
2161 amdgpu_device_ip_block_add(adev, &dm_ip_block);
2162#endif
2163 else
2164 amdgpu_device_ip_block_add(adev, &dce_v11_2_ip_block);
2165 amdgpu_device_ip_block_add(adev, &uvd_v6_3_ip_block);
2166 amdgpu_device_ip_block_add(adev, &vce_v3_4_ip_block);
2167 break;
2168 case CHIP_CARRIZO:
2169 amdgpu_device_ip_block_add(adev, &vi_common_ip_block);
2170 amdgpu_device_ip_block_add(adev, &gmc_v8_0_ip_block);
2171 amdgpu_device_ip_block_add(adev, &cz_ih_ip_block);
2172 amdgpu_device_ip_block_add(adev, &gfx_v8_0_ip_block);
2173 amdgpu_device_ip_block_add(adev, &sdma_v3_0_ip_block);
2174 amdgpu_device_ip_block_add(adev, &pp_smu_ip_block);
2175 if (adev->enable_virtual_display)
2176 amdgpu_device_ip_block_add(adev, &dce_virtual_ip_block);
2177#if defined(CONFIG_DRM_AMD_DC)
2178 else if (amdgpu_device_has_dc_support(adev))
2179 amdgpu_device_ip_block_add(adev, &dm_ip_block);
2180#endif
2181 else
2182 amdgpu_device_ip_block_add(adev, &dce_v11_0_ip_block);
2183 amdgpu_device_ip_block_add(adev, &uvd_v6_0_ip_block);
2184 amdgpu_device_ip_block_add(adev, &vce_v3_1_ip_block);
2185#if defined(CONFIG_DRM_AMD_ACP)
2186 amdgpu_device_ip_block_add(adev, &acp_ip_block);
2187#endif
2188 break;
2189 case CHIP_STONEY:
2190 amdgpu_device_ip_block_add(adev, &vi_common_ip_block);
2191 amdgpu_device_ip_block_add(adev, &gmc_v8_0_ip_block);
2192 amdgpu_device_ip_block_add(adev, &cz_ih_ip_block);
2193 amdgpu_device_ip_block_add(adev, &gfx_v8_1_ip_block);
2194 amdgpu_device_ip_block_add(adev, &sdma_v3_0_ip_block);
2195 amdgpu_device_ip_block_add(adev, &pp_smu_ip_block);
2196 if (adev->enable_virtual_display)
2197 amdgpu_device_ip_block_add(adev, &dce_virtual_ip_block);
2198#if defined(CONFIG_DRM_AMD_DC)
2199 else if (amdgpu_device_has_dc_support(adev))
2200 amdgpu_device_ip_block_add(adev, &dm_ip_block);
2201#endif
2202 else
2203 amdgpu_device_ip_block_add(adev, &dce_v11_0_ip_block);
2204 amdgpu_device_ip_block_add(adev, &uvd_v6_2_ip_block);
2205 amdgpu_device_ip_block_add(adev, &vce_v3_4_ip_block);
2206#if defined(CONFIG_DRM_AMD_ACP)
2207 amdgpu_device_ip_block_add(adev, &acp_ip_block);
2208#endif
2209 break;
2210 default:
2211 /* FIXME: not supported yet */
2212 return -EINVAL;
2213 }
2214
2215 return 0;
2216}
2217
2218void legacy_doorbell_index_init(struct amdgpu_device *adev)
2219{
2220 adev->doorbell_index.kiq = AMDGPU_DOORBELL_KIQ;
2221 adev->doorbell_index.mec_ring0 = AMDGPU_DOORBELL_MEC_RING0;
2222 adev->doorbell_index.mec_ring1 = AMDGPU_DOORBELL_MEC_RING1;
2223 adev->doorbell_index.mec_ring2 = AMDGPU_DOORBELL_MEC_RING2;
2224 adev->doorbell_index.mec_ring3 = AMDGPU_DOORBELL_MEC_RING3;
2225 adev->doorbell_index.mec_ring4 = AMDGPU_DOORBELL_MEC_RING4;
2226 adev->doorbell_index.mec_ring5 = AMDGPU_DOORBELL_MEC_RING5;
2227 adev->doorbell_index.mec_ring6 = AMDGPU_DOORBELL_MEC_RING6;
2228 adev->doorbell_index.mec_ring7 = AMDGPU_DOORBELL_MEC_RING7;
2229 adev->doorbell_index.gfx_ring0 = AMDGPU_DOORBELL_GFX_RING0;
2230 adev->doorbell_index.sdma_engine[0] = AMDGPU_DOORBELL_sDMA_ENGINE0;
2231 adev->doorbell_index.sdma_engine[1] = AMDGPU_DOORBELL_sDMA_ENGINE1;
2232 adev->doorbell_index.ih = AMDGPU_DOORBELL_IH;
2233 adev->doorbell_index.max_assignment = AMDGPU_DOORBELL_MAX_ASSIGNMENT;
2234}