Loading...
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * otg.c - ChipIdea USB IP core OTG driver
4 *
5 * Copyright (C) 2013 Freescale Semiconductor, Inc.
6 *
7 * Author: Peter Chen
8 */
9
10/*
11 * This file mainly handles otgsc register, OTG fsm operations for HNP and SRP
12 * are also included.
13 */
14
15#include <linux/usb/otg.h>
16#include <linux/usb/gadget.h>
17#include <linux/usb/chipidea.h>
18
19#include "ci.h"
20#include "bits.h"
21#include "otg.h"
22#include "otg_fsm.h"
23
24/**
25 * hw_read_otgsc returns otgsc register bits value.
26 * @ci: the controller
27 * @mask: bitfield mask
28 */
29u32 hw_read_otgsc(struct ci_hdrc *ci, u32 mask)
30{
31 struct ci_hdrc_cable *cable;
32 u32 val = hw_read(ci, OP_OTGSC, mask);
33
34 /*
35 * If using extcon framework for VBUS and/or ID signal
36 * detection overwrite OTGSC register value
37 */
38 cable = &ci->platdata->vbus_extcon;
39 if (!IS_ERR(cable->edev) || ci->role_switch) {
40 if (cable->changed)
41 val |= OTGSC_BSVIS;
42 else
43 val &= ~OTGSC_BSVIS;
44
45 if (cable->connected)
46 val |= OTGSC_BSV;
47 else
48 val &= ~OTGSC_BSV;
49
50 if (cable->enabled)
51 val |= OTGSC_BSVIE;
52 else
53 val &= ~OTGSC_BSVIE;
54 }
55
56 cable = &ci->platdata->id_extcon;
57 if (!IS_ERR(cable->edev) || ci->role_switch) {
58 if (cable->changed)
59 val |= OTGSC_IDIS;
60 else
61 val &= ~OTGSC_IDIS;
62
63 if (cable->connected)
64 val &= ~OTGSC_ID; /* host */
65 else
66 val |= OTGSC_ID; /* device */
67
68 if (cable->enabled)
69 val |= OTGSC_IDIE;
70 else
71 val &= ~OTGSC_IDIE;
72 }
73
74 return val & mask;
75}
76
77/**
78 * hw_write_otgsc updates target bits of OTGSC register.
79 * @ci: the controller
80 * @mask: bitfield mask
81 * @data: to be written
82 */
83void hw_write_otgsc(struct ci_hdrc *ci, u32 mask, u32 data)
84{
85 struct ci_hdrc_cable *cable;
86
87 cable = &ci->platdata->vbus_extcon;
88 if (!IS_ERR(cable->edev) || ci->role_switch) {
89 if (data & mask & OTGSC_BSVIS)
90 cable->changed = false;
91
92 /* Don't enable vbus interrupt if using external notifier */
93 if (data & mask & OTGSC_BSVIE) {
94 cable->enabled = true;
95 data &= ~OTGSC_BSVIE;
96 } else if (mask & OTGSC_BSVIE) {
97 cable->enabled = false;
98 }
99 }
100
101 cable = &ci->platdata->id_extcon;
102 if (!IS_ERR(cable->edev) || ci->role_switch) {
103 if (data & mask & OTGSC_IDIS)
104 cable->changed = false;
105
106 /* Don't enable id interrupt if using external notifier */
107 if (data & mask & OTGSC_IDIE) {
108 cable->enabled = true;
109 data &= ~OTGSC_IDIE;
110 } else if (mask & OTGSC_IDIE) {
111 cable->enabled = false;
112 }
113 }
114
115 hw_write(ci, OP_OTGSC, mask | OTGSC_INT_STATUS_BITS, data);
116}
117
118/**
119 * ci_otg_role - pick role based on ID pin state
120 * @ci: the controller
121 */
122enum ci_role ci_otg_role(struct ci_hdrc *ci)
123{
124 enum ci_role role = hw_read_otgsc(ci, OTGSC_ID)
125 ? CI_ROLE_GADGET
126 : CI_ROLE_HOST;
127
128 return role;
129}
130
131void ci_handle_vbus_change(struct ci_hdrc *ci)
132{
133 if (!ci->is_otg)
134 return;
135
136 if (hw_read_otgsc(ci, OTGSC_BSV) && !ci->vbus_active)
137 usb_gadget_vbus_connect(&ci->gadget);
138 else if (!hw_read_otgsc(ci, OTGSC_BSV) && ci->vbus_active)
139 usb_gadget_vbus_disconnect(&ci->gadget);
140}
141
142/**
143 * When we switch to device mode, the vbus value should be lower
144 * than OTGSC_BSV before connecting to host.
145 *
146 * @ci: the controller
147 *
148 * This function returns an error code if timeout
149 */
150static int hw_wait_vbus_lower_bsv(struct ci_hdrc *ci)
151{
152 unsigned long elapse = jiffies + msecs_to_jiffies(5000);
153 u32 mask = OTGSC_BSV;
154
155 while (hw_read_otgsc(ci, mask)) {
156 if (time_after(jiffies, elapse)) {
157 dev_err(ci->dev, "timeout waiting for %08x in OTGSC\n",
158 mask);
159 return -ETIMEDOUT;
160 }
161 msleep(20);
162 }
163
164 return 0;
165}
166
167static void ci_handle_id_switch(struct ci_hdrc *ci)
168{
169 enum ci_role role = ci_otg_role(ci);
170
171 if (role != ci->role) {
172 dev_dbg(ci->dev, "switching from %s to %s\n",
173 ci_role(ci)->name, ci->roles[role]->name);
174
175 if (ci->vbus_active && ci->role == CI_ROLE_GADGET)
176 /*
177 * vbus disconnect event is lost due to role
178 * switch occurs during system suspend.
179 */
180 usb_gadget_vbus_disconnect(&ci->gadget);
181
182 ci_role_stop(ci);
183
184 if (role == CI_ROLE_GADGET &&
185 IS_ERR(ci->platdata->vbus_extcon.edev))
186 /*
187 * Wait vbus lower than OTGSC_BSV before connecting
188 * to host. If connecting status is from an external
189 * connector instead of register, we don't need to
190 * care vbus on the board, since it will not affect
191 * external connector status.
192 */
193 hw_wait_vbus_lower_bsv(ci);
194
195 ci_role_start(ci, role);
196 /* vbus change may have already occurred */
197 if (role == CI_ROLE_GADGET)
198 ci_handle_vbus_change(ci);
199 }
200}
201/**
202 * ci_otg_work - perform otg (vbus/id) event handle
203 * @work: work struct
204 */
205static void ci_otg_work(struct work_struct *work)
206{
207 struct ci_hdrc *ci = container_of(work, struct ci_hdrc, work);
208
209 if (ci_otg_is_fsm_mode(ci) && !ci_otg_fsm_work(ci)) {
210 enable_irq(ci->irq);
211 return;
212 }
213
214 pm_runtime_get_sync(ci->dev);
215
216 if (ci->id_event) {
217 ci->id_event = false;
218 ci_handle_id_switch(ci);
219 }
220
221 if (ci->b_sess_valid_event) {
222 ci->b_sess_valid_event = false;
223 ci_handle_vbus_change(ci);
224 }
225
226 pm_runtime_put_sync(ci->dev);
227
228 enable_irq(ci->irq);
229}
230
231
232/**
233 * ci_hdrc_otg_init - initialize otg struct
234 * @ci: the controller
235 */
236int ci_hdrc_otg_init(struct ci_hdrc *ci)
237{
238 INIT_WORK(&ci->work, ci_otg_work);
239 ci->wq = create_freezable_workqueue("ci_otg");
240 if (!ci->wq) {
241 dev_err(ci->dev, "can't create workqueue\n");
242 return -ENODEV;
243 }
244
245 if (ci_otg_is_fsm_mode(ci))
246 return ci_hdrc_otg_fsm_init(ci);
247
248 return 0;
249}
250
251/**
252 * ci_hdrc_otg_destroy - destroy otg struct
253 * @ci: the controller
254 */
255void ci_hdrc_otg_destroy(struct ci_hdrc *ci)
256{
257 if (ci->wq) {
258 flush_workqueue(ci->wq);
259 destroy_workqueue(ci->wq);
260 }
261 /* Disable all OTG irq and clear status */
262 hw_write_otgsc(ci, OTGSC_INT_EN_BITS | OTGSC_INT_STATUS_BITS,
263 OTGSC_INT_STATUS_BITS);
264 if (ci_otg_is_fsm_mode(ci))
265 ci_hdrc_otg_fsm_remove(ci);
266}
1/*
2 * otg.c - ChipIdea USB IP core OTG driver
3 *
4 * Copyright (C) 2013 Freescale Semiconductor, Inc.
5 *
6 * Author: Peter Chen
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13/*
14 * This file mainly handles otgsc register, OTG fsm operations for HNP and SRP
15 * are also included.
16 */
17
18#include <linux/usb/otg.h>
19#include <linux/usb/gadget.h>
20#include <linux/usb/chipidea.h>
21
22#include "ci.h"
23#include "bits.h"
24#include "otg.h"
25#include "otg_fsm.h"
26
27/**
28 * hw_read_otgsc returns otgsc register bits value.
29 * @mask: bitfield mask
30 */
31u32 hw_read_otgsc(struct ci_hdrc *ci, u32 mask)
32{
33 struct ci_hdrc_cable *cable;
34 u32 val = hw_read(ci, OP_OTGSC, mask);
35
36 /*
37 * If using extcon framework for VBUS and/or ID signal
38 * detection overwrite OTGSC register value
39 */
40 cable = &ci->platdata->vbus_extcon;
41 if (!IS_ERR(cable->edev)) {
42 if (cable->changed)
43 val |= OTGSC_BSVIS;
44 else
45 val &= ~OTGSC_BSVIS;
46
47 cable->changed = false;
48
49 if (cable->state)
50 val |= OTGSC_BSV;
51 else
52 val &= ~OTGSC_BSV;
53 }
54
55 cable = &ci->platdata->id_extcon;
56 if (!IS_ERR(cable->edev)) {
57 if (cable->changed)
58 val |= OTGSC_IDIS;
59 else
60 val &= ~OTGSC_IDIS;
61
62 cable->changed = false;
63
64 if (cable->state)
65 val |= OTGSC_ID;
66 else
67 val &= ~OTGSC_ID;
68 }
69
70 return val;
71}
72
73/**
74 * hw_write_otgsc updates target bits of OTGSC register.
75 * @mask: bitfield mask
76 * @data: to be written
77 */
78void hw_write_otgsc(struct ci_hdrc *ci, u32 mask, u32 data)
79{
80 hw_write(ci, OP_OTGSC, mask | OTGSC_INT_STATUS_BITS, data);
81}
82
83/**
84 * ci_otg_role - pick role based on ID pin state
85 * @ci: the controller
86 */
87enum ci_role ci_otg_role(struct ci_hdrc *ci)
88{
89 enum ci_role role = hw_read_otgsc(ci, OTGSC_ID)
90 ? CI_ROLE_GADGET
91 : CI_ROLE_HOST;
92
93 return role;
94}
95
96void ci_handle_vbus_change(struct ci_hdrc *ci)
97{
98 if (!ci->is_otg)
99 return;
100
101 if (hw_read_otgsc(ci, OTGSC_BSV))
102 usb_gadget_vbus_connect(&ci->gadget);
103 else
104 usb_gadget_vbus_disconnect(&ci->gadget);
105}
106
107#define CI_VBUS_STABLE_TIMEOUT_MS 5000
108static void ci_handle_id_switch(struct ci_hdrc *ci)
109{
110 enum ci_role role = ci_otg_role(ci);
111
112 if (role != ci->role) {
113 dev_dbg(ci->dev, "switching from %s to %s\n",
114 ci_role(ci)->name, ci->roles[role]->name);
115
116 ci_role_stop(ci);
117
118 if (role == CI_ROLE_GADGET)
119 /* wait vbus lower than OTGSC_BSV */
120 hw_wait_reg(ci, OP_OTGSC, OTGSC_BSV, 0,
121 CI_VBUS_STABLE_TIMEOUT_MS);
122
123 ci_role_start(ci, role);
124 }
125}
126/**
127 * ci_otg_work - perform otg (vbus/id) event handle
128 * @work: work struct
129 */
130static void ci_otg_work(struct work_struct *work)
131{
132 struct ci_hdrc *ci = container_of(work, struct ci_hdrc, work);
133
134 if (ci_otg_is_fsm_mode(ci) && !ci_otg_fsm_work(ci)) {
135 enable_irq(ci->irq);
136 return;
137 }
138
139 pm_runtime_get_sync(ci->dev);
140 if (ci->id_event) {
141 ci->id_event = false;
142 ci_handle_id_switch(ci);
143 } else if (ci->b_sess_valid_event) {
144 ci->b_sess_valid_event = false;
145 ci_handle_vbus_change(ci);
146 } else
147 dev_err(ci->dev, "unexpected event occurs at %s\n", __func__);
148 pm_runtime_put_sync(ci->dev);
149
150 enable_irq(ci->irq);
151}
152
153
154/**
155 * ci_hdrc_otg_init - initialize otg struct
156 * ci: the controller
157 */
158int ci_hdrc_otg_init(struct ci_hdrc *ci)
159{
160 INIT_WORK(&ci->work, ci_otg_work);
161 ci->wq = create_freezable_workqueue("ci_otg");
162 if (!ci->wq) {
163 dev_err(ci->dev, "can't create workqueue\n");
164 return -ENODEV;
165 }
166
167 if (ci_otg_is_fsm_mode(ci))
168 return ci_hdrc_otg_fsm_init(ci);
169
170 return 0;
171}
172
173/**
174 * ci_hdrc_otg_destroy - destroy otg struct
175 * ci: the controller
176 */
177void ci_hdrc_otg_destroy(struct ci_hdrc *ci)
178{
179 if (ci->wq) {
180 flush_workqueue(ci->wq);
181 destroy_workqueue(ci->wq);
182 }
183 /* Disable all OTG irq and clear status */
184 hw_write_otgsc(ci, OTGSC_INT_EN_BITS | OTGSC_INT_STATUS_BITS,
185 OTGSC_INT_STATUS_BITS);
186 if (ci_otg_is_fsm_mode(ci))
187 ci_hdrc_otg_fsm_remove(ci);
188}