Loading...
1// SPDX-License-Identifier: GPL-2.0+
2/*
3 * Copyright 2012-2014 Freescale Semiconductor, Inc.
4 * Copyright (C) 2012 Marek Vasut <marex@denx.de>
5 * on behalf of DENX Software Engineering GmbH
6 */
7
8#include <linux/module.h>
9#include <linux/kernel.h>
10#include <linux/platform_device.h>
11#include <linux/clk.h>
12#include <linux/usb/otg.h>
13#include <linux/stmp_device.h>
14#include <linux/delay.h>
15#include <linux/err.h>
16#include <linux/io.h>
17#include <linux/of_device.h>
18#include <linux/regmap.h>
19#include <linux/mfd/syscon.h>
20#include <linux/iopoll.h>
21
22#define DRIVER_NAME "mxs_phy"
23
24/* Register Macro */
25#define HW_USBPHY_PWD 0x00
26#define HW_USBPHY_TX 0x10
27#define HW_USBPHY_CTRL 0x30
28#define HW_USBPHY_CTRL_SET 0x34
29#define HW_USBPHY_CTRL_CLR 0x38
30
31#define HW_USBPHY_DEBUG_SET 0x54
32#define HW_USBPHY_DEBUG_CLR 0x58
33
34#define HW_USBPHY_IP 0x90
35#define HW_USBPHY_IP_SET 0x94
36#define HW_USBPHY_IP_CLR 0x98
37
38#define GM_USBPHY_TX_TXCAL45DP(x) (((x) & 0xf) << 16)
39#define GM_USBPHY_TX_TXCAL45DN(x) (((x) & 0xf) << 8)
40#define GM_USBPHY_TX_D_CAL(x) (((x) & 0xf) << 0)
41
42/* imx7ulp */
43#define HW_USBPHY_PLL_SIC 0xa0
44#define HW_USBPHY_PLL_SIC_SET 0xa4
45#define HW_USBPHY_PLL_SIC_CLR 0xa8
46
47#define BM_USBPHY_CTRL_SFTRST BIT(31)
48#define BM_USBPHY_CTRL_CLKGATE BIT(30)
49#define BM_USBPHY_CTRL_OTG_ID_VALUE BIT(27)
50#define BM_USBPHY_CTRL_ENAUTOSET_USBCLKS BIT(26)
51#define BM_USBPHY_CTRL_ENAUTOCLR_USBCLKGATE BIT(25)
52#define BM_USBPHY_CTRL_ENVBUSCHG_WKUP BIT(23)
53#define BM_USBPHY_CTRL_ENIDCHG_WKUP BIT(22)
54#define BM_USBPHY_CTRL_ENDPDMCHG_WKUP BIT(21)
55#define BM_USBPHY_CTRL_ENAUTOCLR_PHY_PWD BIT(20)
56#define BM_USBPHY_CTRL_ENAUTOCLR_CLKGATE BIT(19)
57#define BM_USBPHY_CTRL_ENAUTO_PWRON_PLL BIT(18)
58#define BM_USBPHY_CTRL_ENUTMILEVEL3 BIT(15)
59#define BM_USBPHY_CTRL_ENUTMILEVEL2 BIT(14)
60#define BM_USBPHY_CTRL_ENHOSTDISCONDETECT BIT(1)
61
62#define BM_USBPHY_IP_FIX (BIT(17) | BIT(18))
63
64#define BM_USBPHY_DEBUG_CLKGATE BIT(30)
65/* imx7ulp */
66#define BM_USBPHY_PLL_LOCK BIT(31)
67#define BM_USBPHY_PLL_REG_ENABLE BIT(21)
68#define BM_USBPHY_PLL_BYPASS BIT(16)
69#define BM_USBPHY_PLL_POWER BIT(12)
70#define BM_USBPHY_PLL_EN_USB_CLKS BIT(6)
71
72/* Anatop Registers */
73#define ANADIG_ANA_MISC0 0x150
74#define ANADIG_ANA_MISC0_SET 0x154
75#define ANADIG_ANA_MISC0_CLR 0x158
76
77#define ANADIG_USB1_CHRG_DETECT_SET 0x1b4
78#define ANADIG_USB1_CHRG_DETECT_CLR 0x1b8
79#define ANADIG_USB2_CHRG_DETECT_SET 0x214
80#define ANADIG_USB1_CHRG_DETECT_EN_B BIT(20)
81#define ANADIG_USB1_CHRG_DETECT_CHK_CHRG_B BIT(19)
82#define ANADIG_USB1_CHRG_DETECT_CHK_CONTACT BIT(18)
83
84#define ANADIG_USB1_VBUS_DET_STAT 0x1c0
85#define ANADIG_USB1_VBUS_DET_STAT_VBUS_VALID BIT(3)
86
87#define ANADIG_USB1_CHRG_DET_STAT 0x1d0
88#define ANADIG_USB1_CHRG_DET_STAT_DM_STATE BIT(2)
89#define ANADIG_USB1_CHRG_DET_STAT_CHRG_DETECTED BIT(1)
90#define ANADIG_USB1_CHRG_DET_STAT_PLUG_CONTACT BIT(0)
91
92#define ANADIG_USB2_VBUS_DET_STAT 0x220
93
94#define ANADIG_USB1_LOOPBACK_SET 0x1e4
95#define ANADIG_USB1_LOOPBACK_CLR 0x1e8
96#define ANADIG_USB1_LOOPBACK_UTMI_TESTSTART BIT(0)
97
98#define ANADIG_USB2_LOOPBACK_SET 0x244
99#define ANADIG_USB2_LOOPBACK_CLR 0x248
100
101#define ANADIG_USB1_MISC 0x1f0
102#define ANADIG_USB2_MISC 0x250
103
104#define BM_ANADIG_ANA_MISC0_STOP_MODE_CONFIG BIT(12)
105#define BM_ANADIG_ANA_MISC0_STOP_MODE_CONFIG_SL BIT(11)
106
107#define BM_ANADIG_USB1_VBUS_DET_STAT_VBUS_VALID BIT(3)
108#define BM_ANADIG_USB2_VBUS_DET_STAT_VBUS_VALID BIT(3)
109
110#define BM_ANADIG_USB1_LOOPBACK_UTMI_DIG_TST1 BIT(2)
111#define BM_ANADIG_USB1_LOOPBACK_TSTI_TX_EN BIT(5)
112#define BM_ANADIG_USB2_LOOPBACK_UTMI_DIG_TST1 BIT(2)
113#define BM_ANADIG_USB2_LOOPBACK_TSTI_TX_EN BIT(5)
114
115#define BM_ANADIG_USB1_MISC_RX_VPIN_FS BIT(29)
116#define BM_ANADIG_USB1_MISC_RX_VMIN_FS BIT(28)
117#define BM_ANADIG_USB2_MISC_RX_VPIN_FS BIT(29)
118#define BM_ANADIG_USB2_MISC_RX_VMIN_FS BIT(28)
119
120#define to_mxs_phy(p) container_of((p), struct mxs_phy, phy)
121
122/* Do disconnection between PHY and controller without vbus */
123#define MXS_PHY_DISCONNECT_LINE_WITHOUT_VBUS BIT(0)
124
125/*
126 * The PHY will be in messy if there is a wakeup after putting
127 * bus to suspend (set portsc.suspendM) but before setting PHY to low
128 * power mode (set portsc.phcd).
129 */
130#define MXS_PHY_ABNORMAL_IN_SUSPEND BIT(1)
131
132/*
133 * The SOF sends too fast after resuming, it will cause disconnection
134 * between host and high speed device.
135 */
136#define MXS_PHY_SENDING_SOF_TOO_FAST BIT(2)
137
138/*
139 * IC has bug fixes logic, they include
140 * MXS_PHY_ABNORMAL_IN_SUSPEND and MXS_PHY_SENDING_SOF_TOO_FAST
141 * which are described at above flags, the RTL will handle it
142 * according to different versions.
143 */
144#define MXS_PHY_NEED_IP_FIX BIT(3)
145
146/* Minimum and maximum values for device tree entries */
147#define MXS_PHY_TX_CAL45_MIN 30
148#define MXS_PHY_TX_CAL45_MAX 55
149#define MXS_PHY_TX_D_CAL_MIN 79
150#define MXS_PHY_TX_D_CAL_MAX 119
151
152struct mxs_phy_data {
153 unsigned int flags;
154};
155
156static const struct mxs_phy_data imx23_phy_data = {
157 .flags = MXS_PHY_ABNORMAL_IN_SUSPEND | MXS_PHY_SENDING_SOF_TOO_FAST,
158};
159
160static const struct mxs_phy_data imx6q_phy_data = {
161 .flags = MXS_PHY_SENDING_SOF_TOO_FAST |
162 MXS_PHY_DISCONNECT_LINE_WITHOUT_VBUS |
163 MXS_PHY_NEED_IP_FIX,
164};
165
166static const struct mxs_phy_data imx6sl_phy_data = {
167 .flags = MXS_PHY_DISCONNECT_LINE_WITHOUT_VBUS |
168 MXS_PHY_NEED_IP_FIX,
169};
170
171static const struct mxs_phy_data vf610_phy_data = {
172 .flags = MXS_PHY_DISCONNECT_LINE_WITHOUT_VBUS |
173 MXS_PHY_NEED_IP_FIX,
174};
175
176static const struct mxs_phy_data imx6sx_phy_data = {
177 .flags = MXS_PHY_DISCONNECT_LINE_WITHOUT_VBUS,
178};
179
180static const struct mxs_phy_data imx6ul_phy_data = {
181 .flags = MXS_PHY_DISCONNECT_LINE_WITHOUT_VBUS,
182};
183
184static const struct mxs_phy_data imx7ulp_phy_data = {
185};
186
187static const struct of_device_id mxs_phy_dt_ids[] = {
188 { .compatible = "fsl,imx6sx-usbphy", .data = &imx6sx_phy_data, },
189 { .compatible = "fsl,imx6sl-usbphy", .data = &imx6sl_phy_data, },
190 { .compatible = "fsl,imx6q-usbphy", .data = &imx6q_phy_data, },
191 { .compatible = "fsl,imx23-usbphy", .data = &imx23_phy_data, },
192 { .compatible = "fsl,vf610-usbphy", .data = &vf610_phy_data, },
193 { .compatible = "fsl,imx6ul-usbphy", .data = &imx6ul_phy_data, },
194 { .compatible = "fsl,imx7ulp-usbphy", .data = &imx7ulp_phy_data, },
195 { /* sentinel */ }
196};
197MODULE_DEVICE_TABLE(of, mxs_phy_dt_ids);
198
199struct mxs_phy {
200 struct usb_phy phy;
201 struct clk *clk;
202 const struct mxs_phy_data *data;
203 struct regmap *regmap_anatop;
204 int port_id;
205 u32 tx_reg_set;
206 u32 tx_reg_mask;
207};
208
209static inline bool is_imx6q_phy(struct mxs_phy *mxs_phy)
210{
211 return mxs_phy->data == &imx6q_phy_data;
212}
213
214static inline bool is_imx6sl_phy(struct mxs_phy *mxs_phy)
215{
216 return mxs_phy->data == &imx6sl_phy_data;
217}
218
219static inline bool is_imx7ulp_phy(struct mxs_phy *mxs_phy)
220{
221 return mxs_phy->data == &imx7ulp_phy_data;
222}
223
224/*
225 * PHY needs some 32K cycles to switch from 32K clock to
226 * bus (such as AHB/AXI, etc) clock.
227 */
228static void mxs_phy_clock_switch_delay(void)
229{
230 usleep_range(300, 400);
231}
232
233static void mxs_phy_tx_init(struct mxs_phy *mxs_phy)
234{
235 void __iomem *base = mxs_phy->phy.io_priv;
236 u32 phytx;
237
238 /* Update TX register if there is anything to write */
239 if (mxs_phy->tx_reg_mask) {
240 phytx = readl(base + HW_USBPHY_TX);
241 phytx &= ~mxs_phy->tx_reg_mask;
242 phytx |= mxs_phy->tx_reg_set;
243 writel(phytx, base + HW_USBPHY_TX);
244 }
245}
246
247static int mxs_phy_pll_enable(void __iomem *base, bool enable)
248{
249 int ret = 0;
250
251 if (enable) {
252 u32 value;
253
254 writel(BM_USBPHY_PLL_REG_ENABLE, base + HW_USBPHY_PLL_SIC_SET);
255 writel(BM_USBPHY_PLL_BYPASS, base + HW_USBPHY_PLL_SIC_CLR);
256 writel(BM_USBPHY_PLL_POWER, base + HW_USBPHY_PLL_SIC_SET);
257 ret = readl_poll_timeout(base + HW_USBPHY_PLL_SIC,
258 value, (value & BM_USBPHY_PLL_LOCK) != 0,
259 100, 10000);
260 if (ret)
261 return ret;
262
263 writel(BM_USBPHY_PLL_EN_USB_CLKS, base +
264 HW_USBPHY_PLL_SIC_SET);
265 } else {
266 writel(BM_USBPHY_PLL_EN_USB_CLKS, base +
267 HW_USBPHY_PLL_SIC_CLR);
268 writel(BM_USBPHY_PLL_POWER, base + HW_USBPHY_PLL_SIC_CLR);
269 writel(BM_USBPHY_PLL_BYPASS, base + HW_USBPHY_PLL_SIC_SET);
270 writel(BM_USBPHY_PLL_REG_ENABLE, base + HW_USBPHY_PLL_SIC_CLR);
271 }
272
273 return ret;
274}
275
276static int mxs_phy_hw_init(struct mxs_phy *mxs_phy)
277{
278 int ret;
279 void __iomem *base = mxs_phy->phy.io_priv;
280
281 if (is_imx7ulp_phy(mxs_phy)) {
282 ret = mxs_phy_pll_enable(base, true);
283 if (ret)
284 return ret;
285 }
286
287 ret = stmp_reset_block(base + HW_USBPHY_CTRL);
288 if (ret)
289 goto disable_pll;
290
291 /* Power up the PHY */
292 writel(0, base + HW_USBPHY_PWD);
293
294 /*
295 * USB PHY Ctrl Setting
296 * - Auto clock/power on
297 * - Enable full/low speed support
298 */
299 writel(BM_USBPHY_CTRL_ENAUTOSET_USBCLKS |
300 BM_USBPHY_CTRL_ENAUTOCLR_USBCLKGATE |
301 BM_USBPHY_CTRL_ENAUTOCLR_PHY_PWD |
302 BM_USBPHY_CTRL_ENAUTOCLR_CLKGATE |
303 BM_USBPHY_CTRL_ENAUTO_PWRON_PLL |
304 BM_USBPHY_CTRL_ENUTMILEVEL2 |
305 BM_USBPHY_CTRL_ENUTMILEVEL3,
306 base + HW_USBPHY_CTRL_SET);
307
308 if (mxs_phy->data->flags & MXS_PHY_NEED_IP_FIX)
309 writel(BM_USBPHY_IP_FIX, base + HW_USBPHY_IP_SET);
310
311 if (mxs_phy->regmap_anatop) {
312 unsigned int reg = mxs_phy->port_id ?
313 ANADIG_USB1_CHRG_DETECT_SET :
314 ANADIG_USB2_CHRG_DETECT_SET;
315 /*
316 * The external charger detector needs to be disabled,
317 * or the signal at DP will be poor
318 */
319 regmap_write(mxs_phy->regmap_anatop, reg,
320 ANADIG_USB1_CHRG_DETECT_EN_B |
321 ANADIG_USB1_CHRG_DETECT_CHK_CHRG_B);
322 }
323
324 mxs_phy_tx_init(mxs_phy);
325
326 return 0;
327
328disable_pll:
329 if (is_imx7ulp_phy(mxs_phy))
330 mxs_phy_pll_enable(base, false);
331 return ret;
332}
333
334/* Return true if the vbus is there */
335static bool mxs_phy_get_vbus_status(struct mxs_phy *mxs_phy)
336{
337 unsigned int vbus_value = 0;
338
339 if (!mxs_phy->regmap_anatop)
340 return false;
341
342 if (mxs_phy->port_id == 0)
343 regmap_read(mxs_phy->regmap_anatop,
344 ANADIG_USB1_VBUS_DET_STAT,
345 &vbus_value);
346 else if (mxs_phy->port_id == 1)
347 regmap_read(mxs_phy->regmap_anatop,
348 ANADIG_USB2_VBUS_DET_STAT,
349 &vbus_value);
350
351 if (vbus_value & BM_ANADIG_USB1_VBUS_DET_STAT_VBUS_VALID)
352 return true;
353 else
354 return false;
355}
356
357static void __mxs_phy_disconnect_line(struct mxs_phy *mxs_phy, bool disconnect)
358{
359 void __iomem *base = mxs_phy->phy.io_priv;
360 u32 reg;
361
362 if (disconnect)
363 writel_relaxed(BM_USBPHY_DEBUG_CLKGATE,
364 base + HW_USBPHY_DEBUG_CLR);
365
366 if (mxs_phy->port_id == 0) {
367 reg = disconnect ? ANADIG_USB1_LOOPBACK_SET
368 : ANADIG_USB1_LOOPBACK_CLR;
369 regmap_write(mxs_phy->regmap_anatop, reg,
370 BM_ANADIG_USB1_LOOPBACK_UTMI_DIG_TST1 |
371 BM_ANADIG_USB1_LOOPBACK_TSTI_TX_EN);
372 } else if (mxs_phy->port_id == 1) {
373 reg = disconnect ? ANADIG_USB2_LOOPBACK_SET
374 : ANADIG_USB2_LOOPBACK_CLR;
375 regmap_write(mxs_phy->regmap_anatop, reg,
376 BM_ANADIG_USB2_LOOPBACK_UTMI_DIG_TST1 |
377 BM_ANADIG_USB2_LOOPBACK_TSTI_TX_EN);
378 }
379
380 if (!disconnect)
381 writel_relaxed(BM_USBPHY_DEBUG_CLKGATE,
382 base + HW_USBPHY_DEBUG_SET);
383
384 /* Delay some time, and let Linestate be SE0 for controller */
385 if (disconnect)
386 usleep_range(500, 1000);
387}
388
389static bool mxs_phy_is_otg_host(struct mxs_phy *mxs_phy)
390{
391 void __iomem *base = mxs_phy->phy.io_priv;
392 u32 phyctrl = readl(base + HW_USBPHY_CTRL);
393
394 if (IS_ENABLED(CONFIG_USB_OTG) &&
395 !(phyctrl & BM_USBPHY_CTRL_OTG_ID_VALUE))
396 return true;
397
398 return false;
399}
400
401static void mxs_phy_disconnect_line(struct mxs_phy *mxs_phy, bool on)
402{
403 bool vbus_is_on = false;
404
405 /* If the SoCs don't need to disconnect line without vbus, quit */
406 if (!(mxs_phy->data->flags & MXS_PHY_DISCONNECT_LINE_WITHOUT_VBUS))
407 return;
408
409 /* If the SoCs don't have anatop, quit */
410 if (!mxs_phy->regmap_anatop)
411 return;
412
413 vbus_is_on = mxs_phy_get_vbus_status(mxs_phy);
414
415 if (on && !vbus_is_on && !mxs_phy_is_otg_host(mxs_phy))
416 __mxs_phy_disconnect_line(mxs_phy, true);
417 else
418 __mxs_phy_disconnect_line(mxs_phy, false);
419
420}
421
422static int mxs_phy_init(struct usb_phy *phy)
423{
424 int ret;
425 struct mxs_phy *mxs_phy = to_mxs_phy(phy);
426
427 mxs_phy_clock_switch_delay();
428 ret = clk_prepare_enable(mxs_phy->clk);
429 if (ret)
430 return ret;
431
432 return mxs_phy_hw_init(mxs_phy);
433}
434
435static void mxs_phy_shutdown(struct usb_phy *phy)
436{
437 struct mxs_phy *mxs_phy = to_mxs_phy(phy);
438 u32 value = BM_USBPHY_CTRL_ENVBUSCHG_WKUP |
439 BM_USBPHY_CTRL_ENDPDMCHG_WKUP |
440 BM_USBPHY_CTRL_ENIDCHG_WKUP |
441 BM_USBPHY_CTRL_ENAUTOSET_USBCLKS |
442 BM_USBPHY_CTRL_ENAUTOCLR_USBCLKGATE |
443 BM_USBPHY_CTRL_ENAUTOCLR_PHY_PWD |
444 BM_USBPHY_CTRL_ENAUTOCLR_CLKGATE |
445 BM_USBPHY_CTRL_ENAUTO_PWRON_PLL;
446
447 writel(value, phy->io_priv + HW_USBPHY_CTRL_CLR);
448 writel(0xffffffff, phy->io_priv + HW_USBPHY_PWD);
449
450 writel(BM_USBPHY_CTRL_CLKGATE,
451 phy->io_priv + HW_USBPHY_CTRL_SET);
452
453 if (is_imx7ulp_phy(mxs_phy))
454 mxs_phy_pll_enable(phy->io_priv, false);
455
456 clk_disable_unprepare(mxs_phy->clk);
457}
458
459static bool mxs_phy_is_low_speed_connection(struct mxs_phy *mxs_phy)
460{
461 unsigned int line_state;
462 /* bit definition is the same for all controllers */
463 unsigned int dp_bit = BM_ANADIG_USB1_MISC_RX_VPIN_FS,
464 dm_bit = BM_ANADIG_USB1_MISC_RX_VMIN_FS;
465 unsigned int reg = ANADIG_USB1_MISC;
466
467 /* If the SoCs don't have anatop, quit */
468 if (!mxs_phy->regmap_anatop)
469 return false;
470
471 if (mxs_phy->port_id == 0)
472 reg = ANADIG_USB1_MISC;
473 else if (mxs_phy->port_id == 1)
474 reg = ANADIG_USB2_MISC;
475
476 regmap_read(mxs_phy->regmap_anatop, reg, &line_state);
477
478 if ((line_state & (dp_bit | dm_bit)) == dm_bit)
479 return true;
480 else
481 return false;
482}
483
484static int mxs_phy_suspend(struct usb_phy *x, int suspend)
485{
486 int ret;
487 struct mxs_phy *mxs_phy = to_mxs_phy(x);
488 bool low_speed_connection, vbus_is_on;
489
490 low_speed_connection = mxs_phy_is_low_speed_connection(mxs_phy);
491 vbus_is_on = mxs_phy_get_vbus_status(mxs_phy);
492
493 if (suspend) {
494 /*
495 * FIXME: Do not power down RXPWD1PT1 bit for low speed
496 * connect. The low speed connection will have problem at
497 * very rare cases during usb suspend and resume process.
498 */
499 if (low_speed_connection & vbus_is_on) {
500 /*
501 * If value to be set as pwd value is not 0xffffffff,
502 * several 32Khz cycles are needed.
503 */
504 mxs_phy_clock_switch_delay();
505 writel(0xffbfffff, x->io_priv + HW_USBPHY_PWD);
506 } else {
507 writel(0xffffffff, x->io_priv + HW_USBPHY_PWD);
508 }
509 writel(BM_USBPHY_CTRL_CLKGATE,
510 x->io_priv + HW_USBPHY_CTRL_SET);
511 clk_disable_unprepare(mxs_phy->clk);
512 } else {
513 mxs_phy_clock_switch_delay();
514 ret = clk_prepare_enable(mxs_phy->clk);
515 if (ret)
516 return ret;
517 writel(BM_USBPHY_CTRL_CLKGATE,
518 x->io_priv + HW_USBPHY_CTRL_CLR);
519 writel(0, x->io_priv + HW_USBPHY_PWD);
520 }
521
522 return 0;
523}
524
525static int mxs_phy_set_wakeup(struct usb_phy *x, bool enabled)
526{
527 struct mxs_phy *mxs_phy = to_mxs_phy(x);
528 u32 value = BM_USBPHY_CTRL_ENVBUSCHG_WKUP |
529 BM_USBPHY_CTRL_ENDPDMCHG_WKUP |
530 BM_USBPHY_CTRL_ENIDCHG_WKUP;
531 if (enabled) {
532 mxs_phy_disconnect_line(mxs_phy, true);
533 writel_relaxed(value, x->io_priv + HW_USBPHY_CTRL_SET);
534 } else {
535 writel_relaxed(value, x->io_priv + HW_USBPHY_CTRL_CLR);
536 mxs_phy_disconnect_line(mxs_phy, false);
537 }
538
539 return 0;
540}
541
542static int mxs_phy_on_connect(struct usb_phy *phy,
543 enum usb_device_speed speed)
544{
545 dev_dbg(phy->dev, "%s device has connected\n",
546 (speed == USB_SPEED_HIGH) ? "HS" : "FS/LS");
547
548 if (speed == USB_SPEED_HIGH)
549 writel(BM_USBPHY_CTRL_ENHOSTDISCONDETECT,
550 phy->io_priv + HW_USBPHY_CTRL_SET);
551
552 return 0;
553}
554
555static int mxs_phy_on_disconnect(struct usb_phy *phy,
556 enum usb_device_speed speed)
557{
558 dev_dbg(phy->dev, "%s device has disconnected\n",
559 (speed == USB_SPEED_HIGH) ? "HS" : "FS/LS");
560
561 /* Sometimes, the speed is not high speed when the error occurs */
562 if (readl(phy->io_priv + HW_USBPHY_CTRL) &
563 BM_USBPHY_CTRL_ENHOSTDISCONDETECT)
564 writel(BM_USBPHY_CTRL_ENHOSTDISCONDETECT,
565 phy->io_priv + HW_USBPHY_CTRL_CLR);
566
567 return 0;
568}
569
570#define MXS_USB_CHARGER_DATA_CONTACT_TIMEOUT 100
571static int mxs_charger_data_contact_detect(struct mxs_phy *x)
572{
573 struct regmap *regmap = x->regmap_anatop;
574 int i, stable_contact_count = 0;
575 u32 val;
576
577 /* Check if vbus is valid */
578 regmap_read(regmap, ANADIG_USB1_VBUS_DET_STAT, &val);
579 if (!(val & ANADIG_USB1_VBUS_DET_STAT_VBUS_VALID)) {
580 dev_err(x->phy.dev, "vbus is not valid\n");
581 return -EINVAL;
582 }
583
584 /* Enable charger detector */
585 regmap_write(regmap, ANADIG_USB1_CHRG_DETECT_CLR,
586 ANADIG_USB1_CHRG_DETECT_EN_B);
587 /*
588 * - Do not check whether a charger is connected to the USB port
589 * - Check whether the USB plug has been in contact with each other
590 */
591 regmap_write(regmap, ANADIG_USB1_CHRG_DETECT_SET,
592 ANADIG_USB1_CHRG_DETECT_CHK_CONTACT |
593 ANADIG_USB1_CHRG_DETECT_CHK_CHRG_B);
594
595 /* Check if plug is connected */
596 for (i = 0; i < MXS_USB_CHARGER_DATA_CONTACT_TIMEOUT; i++) {
597 regmap_read(regmap, ANADIG_USB1_CHRG_DET_STAT, &val);
598 if (val & ANADIG_USB1_CHRG_DET_STAT_PLUG_CONTACT) {
599 stable_contact_count++;
600 if (stable_contact_count > 5)
601 /* Data pin makes contact */
602 break;
603 else
604 usleep_range(5000, 10000);
605 } else {
606 stable_contact_count = 0;
607 usleep_range(5000, 6000);
608 }
609 }
610
611 if (i == MXS_USB_CHARGER_DATA_CONTACT_TIMEOUT) {
612 dev_err(x->phy.dev,
613 "Data pin can't make good contact.\n");
614 /* Disable charger detector */
615 regmap_write(regmap, ANADIG_USB1_CHRG_DETECT_SET,
616 ANADIG_USB1_CHRG_DETECT_EN_B |
617 ANADIG_USB1_CHRG_DETECT_CHK_CHRG_B);
618 return -ENXIO;
619 }
620
621 return 0;
622}
623
624static enum usb_charger_type mxs_charger_primary_detection(struct mxs_phy *x)
625{
626 struct regmap *regmap = x->regmap_anatop;
627 enum usb_charger_type chgr_type = UNKNOWN_TYPE;
628 u32 val;
629
630 /*
631 * - Do check whether a charger is connected to the USB port
632 * - Do not Check whether the USB plug has been in contact with
633 * each other
634 */
635 regmap_write(regmap, ANADIG_USB1_CHRG_DETECT_CLR,
636 ANADIG_USB1_CHRG_DETECT_CHK_CONTACT |
637 ANADIG_USB1_CHRG_DETECT_CHK_CHRG_B);
638
639 msleep(100);
640
641 /* Check if it is a charger */
642 regmap_read(regmap, ANADIG_USB1_CHRG_DET_STAT, &val);
643 if (!(val & ANADIG_USB1_CHRG_DET_STAT_CHRG_DETECTED)) {
644 chgr_type = SDP_TYPE;
645 dev_dbg(x->phy.dev, "It is a standard downstream port\n");
646 }
647
648 /* Disable charger detector */
649 regmap_write(regmap, ANADIG_USB1_CHRG_DETECT_SET,
650 ANADIG_USB1_CHRG_DETECT_EN_B |
651 ANADIG_USB1_CHRG_DETECT_CHK_CHRG_B);
652
653 return chgr_type;
654}
655
656/*
657 * It must be called after DP is pulled up, which is used to
658 * differentiate DCP and CDP.
659 */
660static enum usb_charger_type mxs_charger_secondary_detection(struct mxs_phy *x)
661{
662 struct regmap *regmap = x->regmap_anatop;
663 int val;
664
665 msleep(80);
666
667 regmap_read(regmap, ANADIG_USB1_CHRG_DET_STAT, &val);
668 if (val & ANADIG_USB1_CHRG_DET_STAT_DM_STATE) {
669 dev_dbg(x->phy.dev, "It is a dedicate charging port\n");
670 return DCP_TYPE;
671 } else {
672 dev_dbg(x->phy.dev, "It is a charging downstream port\n");
673 return CDP_TYPE;
674 }
675}
676
677static enum usb_charger_type mxs_phy_charger_detect(struct usb_phy *phy)
678{
679 struct mxs_phy *mxs_phy = to_mxs_phy(phy);
680 struct regmap *regmap = mxs_phy->regmap_anatop;
681 void __iomem *base = phy->io_priv;
682 enum usb_charger_type chgr_type = UNKNOWN_TYPE;
683
684 if (!regmap)
685 return UNKNOWN_TYPE;
686
687 if (mxs_charger_data_contact_detect(mxs_phy))
688 return chgr_type;
689
690 chgr_type = mxs_charger_primary_detection(mxs_phy);
691
692 if (chgr_type != SDP_TYPE) {
693 /* Pull up DP via test */
694 writel_relaxed(BM_USBPHY_DEBUG_CLKGATE,
695 base + HW_USBPHY_DEBUG_CLR);
696 regmap_write(regmap, ANADIG_USB1_LOOPBACK_SET,
697 ANADIG_USB1_LOOPBACK_UTMI_TESTSTART);
698
699 chgr_type = mxs_charger_secondary_detection(mxs_phy);
700
701 /* Stop the test */
702 regmap_write(regmap, ANADIG_USB1_LOOPBACK_CLR,
703 ANADIG_USB1_LOOPBACK_UTMI_TESTSTART);
704 writel_relaxed(BM_USBPHY_DEBUG_CLKGATE,
705 base + HW_USBPHY_DEBUG_SET);
706 }
707
708 return chgr_type;
709}
710
711static int mxs_phy_probe(struct platform_device *pdev)
712{
713 void __iomem *base;
714 struct clk *clk;
715 struct mxs_phy *mxs_phy;
716 int ret;
717 const struct of_device_id *of_id;
718 struct device_node *np = pdev->dev.of_node;
719 u32 val;
720
721 of_id = of_match_device(mxs_phy_dt_ids, &pdev->dev);
722 if (!of_id)
723 return -ENODEV;
724
725 base = devm_platform_ioremap_resource(pdev, 0);
726 if (IS_ERR(base))
727 return PTR_ERR(base);
728
729 clk = devm_clk_get(&pdev->dev, NULL);
730 if (IS_ERR(clk)) {
731 dev_err(&pdev->dev,
732 "can't get the clock, err=%ld", PTR_ERR(clk));
733 return PTR_ERR(clk);
734 }
735
736 mxs_phy = devm_kzalloc(&pdev->dev, sizeof(*mxs_phy), GFP_KERNEL);
737 if (!mxs_phy)
738 return -ENOMEM;
739
740 /* Some SoCs don't have anatop registers */
741 if (of_get_property(np, "fsl,anatop", NULL)) {
742 mxs_phy->regmap_anatop = syscon_regmap_lookup_by_phandle
743 (np, "fsl,anatop");
744 if (IS_ERR(mxs_phy->regmap_anatop)) {
745 dev_dbg(&pdev->dev,
746 "failed to find regmap for anatop\n");
747 return PTR_ERR(mxs_phy->regmap_anatop);
748 }
749 }
750
751 /* Precompute which bits of the TX register are to be updated, if any */
752 if (!of_property_read_u32(np, "fsl,tx-cal-45-dn-ohms", &val) &&
753 val >= MXS_PHY_TX_CAL45_MIN && val <= MXS_PHY_TX_CAL45_MAX) {
754 /* Scale to a 4-bit value */
755 val = (MXS_PHY_TX_CAL45_MAX - val) * 0xF
756 / (MXS_PHY_TX_CAL45_MAX - MXS_PHY_TX_CAL45_MIN);
757 mxs_phy->tx_reg_mask |= GM_USBPHY_TX_TXCAL45DN(~0);
758 mxs_phy->tx_reg_set |= GM_USBPHY_TX_TXCAL45DN(val);
759 }
760
761 if (!of_property_read_u32(np, "fsl,tx-cal-45-dp-ohms", &val) &&
762 val >= MXS_PHY_TX_CAL45_MIN && val <= MXS_PHY_TX_CAL45_MAX) {
763 /* Scale to a 4-bit value. */
764 val = (MXS_PHY_TX_CAL45_MAX - val) * 0xF
765 / (MXS_PHY_TX_CAL45_MAX - MXS_PHY_TX_CAL45_MIN);
766 mxs_phy->tx_reg_mask |= GM_USBPHY_TX_TXCAL45DP(~0);
767 mxs_phy->tx_reg_set |= GM_USBPHY_TX_TXCAL45DP(val);
768 }
769
770 if (!of_property_read_u32(np, "fsl,tx-d-cal", &val) &&
771 val >= MXS_PHY_TX_D_CAL_MIN && val <= MXS_PHY_TX_D_CAL_MAX) {
772 /* Scale to a 4-bit value. Round up the values and heavily
773 * weight the rounding by adding 2/3 of the denominator.
774 */
775 val = ((MXS_PHY_TX_D_CAL_MAX - val) * 0xF
776 + (MXS_PHY_TX_D_CAL_MAX - MXS_PHY_TX_D_CAL_MIN) * 2/3)
777 / (MXS_PHY_TX_D_CAL_MAX - MXS_PHY_TX_D_CAL_MIN);
778 mxs_phy->tx_reg_mask |= GM_USBPHY_TX_D_CAL(~0);
779 mxs_phy->tx_reg_set |= GM_USBPHY_TX_D_CAL(val);
780 }
781
782 ret = of_alias_get_id(np, "usbphy");
783 if (ret < 0)
784 dev_dbg(&pdev->dev, "failed to get alias id, errno %d\n", ret);
785 mxs_phy->port_id = ret;
786
787 mxs_phy->phy.io_priv = base;
788 mxs_phy->phy.dev = &pdev->dev;
789 mxs_phy->phy.label = DRIVER_NAME;
790 mxs_phy->phy.init = mxs_phy_init;
791 mxs_phy->phy.shutdown = mxs_phy_shutdown;
792 mxs_phy->phy.set_suspend = mxs_phy_suspend;
793 mxs_phy->phy.notify_connect = mxs_phy_on_connect;
794 mxs_phy->phy.notify_disconnect = mxs_phy_on_disconnect;
795 mxs_phy->phy.type = USB_PHY_TYPE_USB2;
796 mxs_phy->phy.set_wakeup = mxs_phy_set_wakeup;
797 mxs_phy->phy.charger_detect = mxs_phy_charger_detect;
798
799 mxs_phy->clk = clk;
800 mxs_phy->data = of_id->data;
801
802 platform_set_drvdata(pdev, mxs_phy);
803
804 device_set_wakeup_capable(&pdev->dev, true);
805
806 return usb_add_phy_dev(&mxs_phy->phy);
807}
808
809static int mxs_phy_remove(struct platform_device *pdev)
810{
811 struct mxs_phy *mxs_phy = platform_get_drvdata(pdev);
812
813 usb_remove_phy(&mxs_phy->phy);
814
815 return 0;
816}
817
818#ifdef CONFIG_PM_SLEEP
819static void mxs_phy_enable_ldo_in_suspend(struct mxs_phy *mxs_phy, bool on)
820{
821 unsigned int reg = on ? ANADIG_ANA_MISC0_SET : ANADIG_ANA_MISC0_CLR;
822
823 /* If the SoCs don't have anatop, quit */
824 if (!mxs_phy->regmap_anatop)
825 return;
826
827 if (is_imx6q_phy(mxs_phy))
828 regmap_write(mxs_phy->regmap_anatop, reg,
829 BM_ANADIG_ANA_MISC0_STOP_MODE_CONFIG);
830 else if (is_imx6sl_phy(mxs_phy))
831 regmap_write(mxs_phy->regmap_anatop,
832 reg, BM_ANADIG_ANA_MISC0_STOP_MODE_CONFIG_SL);
833}
834
835static int mxs_phy_system_suspend(struct device *dev)
836{
837 struct mxs_phy *mxs_phy = dev_get_drvdata(dev);
838
839 if (device_may_wakeup(dev))
840 mxs_phy_enable_ldo_in_suspend(mxs_phy, true);
841
842 return 0;
843}
844
845static int mxs_phy_system_resume(struct device *dev)
846{
847 struct mxs_phy *mxs_phy = dev_get_drvdata(dev);
848
849 if (device_may_wakeup(dev))
850 mxs_phy_enable_ldo_in_suspend(mxs_phy, false);
851
852 return 0;
853}
854#endif /* CONFIG_PM_SLEEP */
855
856static SIMPLE_DEV_PM_OPS(mxs_phy_pm, mxs_phy_system_suspend,
857 mxs_phy_system_resume);
858
859static struct platform_driver mxs_phy_driver = {
860 .probe = mxs_phy_probe,
861 .remove = mxs_phy_remove,
862 .driver = {
863 .name = DRIVER_NAME,
864 .of_match_table = mxs_phy_dt_ids,
865 .pm = &mxs_phy_pm,
866 },
867};
868
869static int __init mxs_phy_module_init(void)
870{
871 return platform_driver_register(&mxs_phy_driver);
872}
873postcore_initcall(mxs_phy_module_init);
874
875static void __exit mxs_phy_module_exit(void)
876{
877 platform_driver_unregister(&mxs_phy_driver);
878}
879module_exit(mxs_phy_module_exit);
880
881MODULE_ALIAS("platform:mxs-usb-phy");
882MODULE_AUTHOR("Marek Vasut <marex@denx.de>");
883MODULE_AUTHOR("Richard Zhao <richard.zhao@freescale.com>");
884MODULE_DESCRIPTION("Freescale MXS USB PHY driver");
885MODULE_LICENSE("GPL");
1// SPDX-License-Identifier: GPL-2.0+
2/*
3 * Copyright 2012-2014 Freescale Semiconductor, Inc.
4 * Copyright (C) 2012 Marek Vasut <marex@denx.de>
5 * on behalf of DENX Software Engineering GmbH
6 */
7
8#include <linux/module.h>
9#include <linux/kernel.h>
10#include <linux/platform_device.h>
11#include <linux/clk.h>
12#include <linux/usb/otg.h>
13#include <linux/stmp_device.h>
14#include <linux/delay.h>
15#include <linux/err.h>
16#include <linux/io.h>
17#include <linux/of_device.h>
18#include <linux/regmap.h>
19#include <linux/mfd/syscon.h>
20
21#define DRIVER_NAME "mxs_phy"
22
23#define HW_USBPHY_PWD 0x00
24#define HW_USBPHY_TX 0x10
25#define HW_USBPHY_CTRL 0x30
26#define HW_USBPHY_CTRL_SET 0x34
27#define HW_USBPHY_CTRL_CLR 0x38
28
29#define HW_USBPHY_DEBUG_SET 0x54
30#define HW_USBPHY_DEBUG_CLR 0x58
31
32#define HW_USBPHY_IP 0x90
33#define HW_USBPHY_IP_SET 0x94
34#define HW_USBPHY_IP_CLR 0x98
35
36#define GM_USBPHY_TX_TXCAL45DP(x) (((x) & 0xf) << 16)
37#define GM_USBPHY_TX_TXCAL45DN(x) (((x) & 0xf) << 8)
38#define GM_USBPHY_TX_D_CAL(x) (((x) & 0xf) << 0)
39
40#define BM_USBPHY_CTRL_SFTRST BIT(31)
41#define BM_USBPHY_CTRL_CLKGATE BIT(30)
42#define BM_USBPHY_CTRL_OTG_ID_VALUE BIT(27)
43#define BM_USBPHY_CTRL_ENAUTOSET_USBCLKS BIT(26)
44#define BM_USBPHY_CTRL_ENAUTOCLR_USBCLKGATE BIT(25)
45#define BM_USBPHY_CTRL_ENVBUSCHG_WKUP BIT(23)
46#define BM_USBPHY_CTRL_ENIDCHG_WKUP BIT(22)
47#define BM_USBPHY_CTRL_ENDPDMCHG_WKUP BIT(21)
48#define BM_USBPHY_CTRL_ENAUTOCLR_PHY_PWD BIT(20)
49#define BM_USBPHY_CTRL_ENAUTOCLR_CLKGATE BIT(19)
50#define BM_USBPHY_CTRL_ENAUTO_PWRON_PLL BIT(18)
51#define BM_USBPHY_CTRL_ENUTMILEVEL3 BIT(15)
52#define BM_USBPHY_CTRL_ENUTMILEVEL2 BIT(14)
53#define BM_USBPHY_CTRL_ENHOSTDISCONDETECT BIT(1)
54
55#define BM_USBPHY_IP_FIX (BIT(17) | BIT(18))
56
57#define BM_USBPHY_DEBUG_CLKGATE BIT(30)
58
59/* Anatop Registers */
60#define ANADIG_ANA_MISC0 0x150
61#define ANADIG_ANA_MISC0_SET 0x154
62#define ANADIG_ANA_MISC0_CLR 0x158
63
64#define ANADIG_USB1_CHRG_DETECT_SET 0x1b4
65#define ANADIG_USB1_CHRG_DETECT_CLR 0x1b8
66#define ANADIG_USB1_CHRG_DETECT_EN_B BIT(20)
67#define ANADIG_USB1_CHRG_DETECT_CHK_CHRG_B BIT(19)
68#define ANADIG_USB1_CHRG_DETECT_CHK_CONTACT BIT(18)
69
70#define ANADIG_USB1_VBUS_DET_STAT 0x1c0
71#define ANADIG_USB1_VBUS_DET_STAT_VBUS_VALID BIT(3)
72
73#define ANADIG_USB1_CHRG_DET_STAT 0x1d0
74#define ANADIG_USB1_CHRG_DET_STAT_DM_STATE BIT(2)
75#define ANADIG_USB1_CHRG_DET_STAT_CHRG_DETECTED BIT(1)
76#define ANADIG_USB1_CHRG_DET_STAT_PLUG_CONTACT BIT(0)
77
78#define ANADIG_USB2_VBUS_DET_STAT 0x220
79
80#define ANADIG_USB1_LOOPBACK_SET 0x1e4
81#define ANADIG_USB1_LOOPBACK_CLR 0x1e8
82#define ANADIG_USB1_LOOPBACK_UTMI_TESTSTART BIT(0)
83
84#define ANADIG_USB2_LOOPBACK_SET 0x244
85#define ANADIG_USB2_LOOPBACK_CLR 0x248
86
87#define ANADIG_USB1_MISC 0x1f0
88#define ANADIG_USB2_MISC 0x250
89
90#define BM_ANADIG_ANA_MISC0_STOP_MODE_CONFIG BIT(12)
91#define BM_ANADIG_ANA_MISC0_STOP_MODE_CONFIG_SL BIT(11)
92
93#define BM_ANADIG_USB1_VBUS_DET_STAT_VBUS_VALID BIT(3)
94#define BM_ANADIG_USB2_VBUS_DET_STAT_VBUS_VALID BIT(3)
95
96#define BM_ANADIG_USB1_LOOPBACK_UTMI_DIG_TST1 BIT(2)
97#define BM_ANADIG_USB1_LOOPBACK_TSTI_TX_EN BIT(5)
98#define BM_ANADIG_USB2_LOOPBACK_UTMI_DIG_TST1 BIT(2)
99#define BM_ANADIG_USB2_LOOPBACK_TSTI_TX_EN BIT(5)
100
101#define BM_ANADIG_USB1_MISC_RX_VPIN_FS BIT(29)
102#define BM_ANADIG_USB1_MISC_RX_VMIN_FS BIT(28)
103#define BM_ANADIG_USB2_MISC_RX_VPIN_FS BIT(29)
104#define BM_ANADIG_USB2_MISC_RX_VMIN_FS BIT(28)
105
106#define to_mxs_phy(p) container_of((p), struct mxs_phy, phy)
107
108/* Do disconnection between PHY and controller without vbus */
109#define MXS_PHY_DISCONNECT_LINE_WITHOUT_VBUS BIT(0)
110
111/*
112 * The PHY will be in messy if there is a wakeup after putting
113 * bus to suspend (set portsc.suspendM) but before setting PHY to low
114 * power mode (set portsc.phcd).
115 */
116#define MXS_PHY_ABNORMAL_IN_SUSPEND BIT(1)
117
118/*
119 * The SOF sends too fast after resuming, it will cause disconnection
120 * between host and high speed device.
121 */
122#define MXS_PHY_SENDING_SOF_TOO_FAST BIT(2)
123
124/*
125 * IC has bug fixes logic, they include
126 * MXS_PHY_ABNORMAL_IN_SUSPEND and MXS_PHY_SENDING_SOF_TOO_FAST
127 * which are described at above flags, the RTL will handle it
128 * according to different versions.
129 */
130#define MXS_PHY_NEED_IP_FIX BIT(3)
131
132/* Minimum and maximum values for device tree entries */
133#define MXS_PHY_TX_CAL45_MIN 30
134#define MXS_PHY_TX_CAL45_MAX 55
135#define MXS_PHY_TX_D_CAL_MIN 79
136#define MXS_PHY_TX_D_CAL_MAX 119
137
138struct mxs_phy_data {
139 unsigned int flags;
140};
141
142static const struct mxs_phy_data imx23_phy_data = {
143 .flags = MXS_PHY_ABNORMAL_IN_SUSPEND | MXS_PHY_SENDING_SOF_TOO_FAST,
144};
145
146static const struct mxs_phy_data imx6q_phy_data = {
147 .flags = MXS_PHY_SENDING_SOF_TOO_FAST |
148 MXS_PHY_DISCONNECT_LINE_WITHOUT_VBUS |
149 MXS_PHY_NEED_IP_FIX,
150};
151
152static const struct mxs_phy_data imx6sl_phy_data = {
153 .flags = MXS_PHY_DISCONNECT_LINE_WITHOUT_VBUS |
154 MXS_PHY_NEED_IP_FIX,
155};
156
157static const struct mxs_phy_data vf610_phy_data = {
158 .flags = MXS_PHY_DISCONNECT_LINE_WITHOUT_VBUS |
159 MXS_PHY_NEED_IP_FIX,
160};
161
162static const struct mxs_phy_data imx6sx_phy_data = {
163 .flags = MXS_PHY_DISCONNECT_LINE_WITHOUT_VBUS,
164};
165
166static const struct mxs_phy_data imx6ul_phy_data = {
167 .flags = MXS_PHY_DISCONNECT_LINE_WITHOUT_VBUS,
168};
169
170static const struct of_device_id mxs_phy_dt_ids[] = {
171 { .compatible = "fsl,imx6sx-usbphy", .data = &imx6sx_phy_data, },
172 { .compatible = "fsl,imx6sl-usbphy", .data = &imx6sl_phy_data, },
173 { .compatible = "fsl,imx6q-usbphy", .data = &imx6q_phy_data, },
174 { .compatible = "fsl,imx23-usbphy", .data = &imx23_phy_data, },
175 { .compatible = "fsl,vf610-usbphy", .data = &vf610_phy_data, },
176 { .compatible = "fsl,imx6ul-usbphy", .data = &imx6ul_phy_data, },
177 { /* sentinel */ }
178};
179MODULE_DEVICE_TABLE(of, mxs_phy_dt_ids);
180
181struct mxs_phy {
182 struct usb_phy phy;
183 struct clk *clk;
184 const struct mxs_phy_data *data;
185 struct regmap *regmap_anatop;
186 int port_id;
187 u32 tx_reg_set;
188 u32 tx_reg_mask;
189};
190
191static inline bool is_imx6q_phy(struct mxs_phy *mxs_phy)
192{
193 return mxs_phy->data == &imx6q_phy_data;
194}
195
196static inline bool is_imx6sl_phy(struct mxs_phy *mxs_phy)
197{
198 return mxs_phy->data == &imx6sl_phy_data;
199}
200
201/*
202 * PHY needs some 32K cycles to switch from 32K clock to
203 * bus (such as AHB/AXI, etc) clock.
204 */
205static void mxs_phy_clock_switch_delay(void)
206{
207 usleep_range(300, 400);
208}
209
210static void mxs_phy_tx_init(struct mxs_phy *mxs_phy)
211{
212 void __iomem *base = mxs_phy->phy.io_priv;
213 u32 phytx;
214
215 /* Update TX register if there is anything to write */
216 if (mxs_phy->tx_reg_mask) {
217 phytx = readl(base + HW_USBPHY_TX);
218 phytx &= ~mxs_phy->tx_reg_mask;
219 phytx |= mxs_phy->tx_reg_set;
220 writel(phytx, base + HW_USBPHY_TX);
221 }
222}
223
224static int mxs_phy_hw_init(struct mxs_phy *mxs_phy)
225{
226 int ret;
227 void __iomem *base = mxs_phy->phy.io_priv;
228
229 ret = stmp_reset_block(base + HW_USBPHY_CTRL);
230 if (ret)
231 return ret;
232
233 /* Power up the PHY */
234 writel(0, base + HW_USBPHY_PWD);
235
236 /*
237 * USB PHY Ctrl Setting
238 * - Auto clock/power on
239 * - Enable full/low speed support
240 */
241 writel(BM_USBPHY_CTRL_ENAUTOSET_USBCLKS |
242 BM_USBPHY_CTRL_ENAUTOCLR_USBCLKGATE |
243 BM_USBPHY_CTRL_ENAUTOCLR_PHY_PWD |
244 BM_USBPHY_CTRL_ENAUTOCLR_CLKGATE |
245 BM_USBPHY_CTRL_ENAUTO_PWRON_PLL |
246 BM_USBPHY_CTRL_ENUTMILEVEL2 |
247 BM_USBPHY_CTRL_ENUTMILEVEL3,
248 base + HW_USBPHY_CTRL_SET);
249
250 if (mxs_phy->data->flags & MXS_PHY_NEED_IP_FIX)
251 writel(BM_USBPHY_IP_FIX, base + HW_USBPHY_IP_SET);
252
253 mxs_phy_tx_init(mxs_phy);
254
255 return 0;
256}
257
258/* Return true if the vbus is there */
259static bool mxs_phy_get_vbus_status(struct mxs_phy *mxs_phy)
260{
261 unsigned int vbus_value = 0;
262
263 if (!mxs_phy->regmap_anatop)
264 return false;
265
266 if (mxs_phy->port_id == 0)
267 regmap_read(mxs_phy->regmap_anatop,
268 ANADIG_USB1_VBUS_DET_STAT,
269 &vbus_value);
270 else if (mxs_phy->port_id == 1)
271 regmap_read(mxs_phy->regmap_anatop,
272 ANADIG_USB2_VBUS_DET_STAT,
273 &vbus_value);
274
275 if (vbus_value & BM_ANADIG_USB1_VBUS_DET_STAT_VBUS_VALID)
276 return true;
277 else
278 return false;
279}
280
281static void __mxs_phy_disconnect_line(struct mxs_phy *mxs_phy, bool disconnect)
282{
283 void __iomem *base = mxs_phy->phy.io_priv;
284 u32 reg;
285
286 if (disconnect)
287 writel_relaxed(BM_USBPHY_DEBUG_CLKGATE,
288 base + HW_USBPHY_DEBUG_CLR);
289
290 if (mxs_phy->port_id == 0) {
291 reg = disconnect ? ANADIG_USB1_LOOPBACK_SET
292 : ANADIG_USB1_LOOPBACK_CLR;
293 regmap_write(mxs_phy->regmap_anatop, reg,
294 BM_ANADIG_USB1_LOOPBACK_UTMI_DIG_TST1 |
295 BM_ANADIG_USB1_LOOPBACK_TSTI_TX_EN);
296 } else if (mxs_phy->port_id == 1) {
297 reg = disconnect ? ANADIG_USB2_LOOPBACK_SET
298 : ANADIG_USB2_LOOPBACK_CLR;
299 regmap_write(mxs_phy->regmap_anatop, reg,
300 BM_ANADIG_USB2_LOOPBACK_UTMI_DIG_TST1 |
301 BM_ANADIG_USB2_LOOPBACK_TSTI_TX_EN);
302 }
303
304 if (!disconnect)
305 writel_relaxed(BM_USBPHY_DEBUG_CLKGATE,
306 base + HW_USBPHY_DEBUG_SET);
307
308 /* Delay some time, and let Linestate be SE0 for controller */
309 if (disconnect)
310 usleep_range(500, 1000);
311}
312
313static bool mxs_phy_is_otg_host(struct mxs_phy *mxs_phy)
314{
315 void __iomem *base = mxs_phy->phy.io_priv;
316 u32 phyctrl = readl(base + HW_USBPHY_CTRL);
317
318 if (IS_ENABLED(CONFIG_USB_OTG) &&
319 !(phyctrl & BM_USBPHY_CTRL_OTG_ID_VALUE))
320 return true;
321
322 return false;
323}
324
325static void mxs_phy_disconnect_line(struct mxs_phy *mxs_phy, bool on)
326{
327 bool vbus_is_on = false;
328
329 /* If the SoCs don't need to disconnect line without vbus, quit */
330 if (!(mxs_phy->data->flags & MXS_PHY_DISCONNECT_LINE_WITHOUT_VBUS))
331 return;
332
333 /* If the SoCs don't have anatop, quit */
334 if (!mxs_phy->regmap_anatop)
335 return;
336
337 vbus_is_on = mxs_phy_get_vbus_status(mxs_phy);
338
339 if (on && !vbus_is_on && !mxs_phy_is_otg_host(mxs_phy))
340 __mxs_phy_disconnect_line(mxs_phy, true);
341 else
342 __mxs_phy_disconnect_line(mxs_phy, false);
343
344}
345
346static int mxs_phy_init(struct usb_phy *phy)
347{
348 int ret;
349 struct mxs_phy *mxs_phy = to_mxs_phy(phy);
350
351 mxs_phy_clock_switch_delay();
352 ret = clk_prepare_enable(mxs_phy->clk);
353 if (ret)
354 return ret;
355
356 return mxs_phy_hw_init(mxs_phy);
357}
358
359static void mxs_phy_shutdown(struct usb_phy *phy)
360{
361 struct mxs_phy *mxs_phy = to_mxs_phy(phy);
362 u32 value = BM_USBPHY_CTRL_ENVBUSCHG_WKUP |
363 BM_USBPHY_CTRL_ENDPDMCHG_WKUP |
364 BM_USBPHY_CTRL_ENIDCHG_WKUP |
365 BM_USBPHY_CTRL_ENAUTOSET_USBCLKS |
366 BM_USBPHY_CTRL_ENAUTOCLR_USBCLKGATE |
367 BM_USBPHY_CTRL_ENAUTOCLR_PHY_PWD |
368 BM_USBPHY_CTRL_ENAUTOCLR_CLKGATE |
369 BM_USBPHY_CTRL_ENAUTO_PWRON_PLL;
370
371 writel(value, phy->io_priv + HW_USBPHY_CTRL_CLR);
372 writel(0xffffffff, phy->io_priv + HW_USBPHY_PWD);
373
374 writel(BM_USBPHY_CTRL_CLKGATE,
375 phy->io_priv + HW_USBPHY_CTRL_SET);
376
377 clk_disable_unprepare(mxs_phy->clk);
378}
379
380static bool mxs_phy_is_low_speed_connection(struct mxs_phy *mxs_phy)
381{
382 unsigned int line_state;
383 /* bit definition is the same for all controllers */
384 unsigned int dp_bit = BM_ANADIG_USB1_MISC_RX_VPIN_FS,
385 dm_bit = BM_ANADIG_USB1_MISC_RX_VMIN_FS;
386 unsigned int reg = ANADIG_USB1_MISC;
387
388 /* If the SoCs don't have anatop, quit */
389 if (!mxs_phy->regmap_anatop)
390 return false;
391
392 if (mxs_phy->port_id == 0)
393 reg = ANADIG_USB1_MISC;
394 else if (mxs_phy->port_id == 1)
395 reg = ANADIG_USB2_MISC;
396
397 regmap_read(mxs_phy->regmap_anatop, reg, &line_state);
398
399 if ((line_state & (dp_bit | dm_bit)) == dm_bit)
400 return true;
401 else
402 return false;
403}
404
405static int mxs_phy_suspend(struct usb_phy *x, int suspend)
406{
407 int ret;
408 struct mxs_phy *mxs_phy = to_mxs_phy(x);
409 bool low_speed_connection, vbus_is_on;
410
411 low_speed_connection = mxs_phy_is_low_speed_connection(mxs_phy);
412 vbus_is_on = mxs_phy_get_vbus_status(mxs_phy);
413
414 if (suspend) {
415 /*
416 * FIXME: Do not power down RXPWD1PT1 bit for low speed
417 * connect. The low speed connection will have problem at
418 * very rare cases during usb suspend and resume process.
419 */
420 if (low_speed_connection & vbus_is_on) {
421 /*
422 * If value to be set as pwd value is not 0xffffffff,
423 * several 32Khz cycles are needed.
424 */
425 mxs_phy_clock_switch_delay();
426 writel(0xffbfffff, x->io_priv + HW_USBPHY_PWD);
427 } else {
428 writel(0xffffffff, x->io_priv + HW_USBPHY_PWD);
429 }
430 writel(BM_USBPHY_CTRL_CLKGATE,
431 x->io_priv + HW_USBPHY_CTRL_SET);
432 clk_disable_unprepare(mxs_phy->clk);
433 } else {
434 mxs_phy_clock_switch_delay();
435 ret = clk_prepare_enable(mxs_phy->clk);
436 if (ret)
437 return ret;
438 writel(BM_USBPHY_CTRL_CLKGATE,
439 x->io_priv + HW_USBPHY_CTRL_CLR);
440 writel(0, x->io_priv + HW_USBPHY_PWD);
441 }
442
443 return 0;
444}
445
446static int mxs_phy_set_wakeup(struct usb_phy *x, bool enabled)
447{
448 struct mxs_phy *mxs_phy = to_mxs_phy(x);
449 u32 value = BM_USBPHY_CTRL_ENVBUSCHG_WKUP |
450 BM_USBPHY_CTRL_ENDPDMCHG_WKUP |
451 BM_USBPHY_CTRL_ENIDCHG_WKUP;
452 if (enabled) {
453 mxs_phy_disconnect_line(mxs_phy, true);
454 writel_relaxed(value, x->io_priv + HW_USBPHY_CTRL_SET);
455 } else {
456 writel_relaxed(value, x->io_priv + HW_USBPHY_CTRL_CLR);
457 mxs_phy_disconnect_line(mxs_phy, false);
458 }
459
460 return 0;
461}
462
463static int mxs_phy_on_connect(struct usb_phy *phy,
464 enum usb_device_speed speed)
465{
466 dev_dbg(phy->dev, "%s device has connected\n",
467 (speed == USB_SPEED_HIGH) ? "HS" : "FS/LS");
468
469 if (speed == USB_SPEED_HIGH)
470 writel(BM_USBPHY_CTRL_ENHOSTDISCONDETECT,
471 phy->io_priv + HW_USBPHY_CTRL_SET);
472
473 return 0;
474}
475
476static int mxs_phy_on_disconnect(struct usb_phy *phy,
477 enum usb_device_speed speed)
478{
479 dev_dbg(phy->dev, "%s device has disconnected\n",
480 (speed == USB_SPEED_HIGH) ? "HS" : "FS/LS");
481
482 /* Sometimes, the speed is not high speed when the error occurs */
483 if (readl(phy->io_priv + HW_USBPHY_CTRL) &
484 BM_USBPHY_CTRL_ENHOSTDISCONDETECT)
485 writel(BM_USBPHY_CTRL_ENHOSTDISCONDETECT,
486 phy->io_priv + HW_USBPHY_CTRL_CLR);
487
488 return 0;
489}
490
491#define MXS_USB_CHARGER_DATA_CONTACT_TIMEOUT 100
492static int mxs_charger_data_contact_detect(struct mxs_phy *x)
493{
494 struct regmap *regmap = x->regmap_anatop;
495 int i, stable_contact_count = 0;
496 u32 val;
497
498 /* Check if vbus is valid */
499 regmap_read(regmap, ANADIG_USB1_VBUS_DET_STAT, &val);
500 if (!(val & ANADIG_USB1_VBUS_DET_STAT_VBUS_VALID)) {
501 dev_err(x->phy.dev, "vbus is not valid\n");
502 return -EINVAL;
503 }
504
505 /* Enable charger detector */
506 regmap_write(regmap, ANADIG_USB1_CHRG_DETECT_CLR,
507 ANADIG_USB1_CHRG_DETECT_EN_B);
508 /*
509 * - Do not check whether a charger is connected to the USB port
510 * - Check whether the USB plug has been in contact with each other
511 */
512 regmap_write(regmap, ANADIG_USB1_CHRG_DETECT_SET,
513 ANADIG_USB1_CHRG_DETECT_CHK_CONTACT |
514 ANADIG_USB1_CHRG_DETECT_CHK_CHRG_B);
515
516 /* Check if plug is connected */
517 for (i = 0; i < MXS_USB_CHARGER_DATA_CONTACT_TIMEOUT; i++) {
518 regmap_read(regmap, ANADIG_USB1_CHRG_DET_STAT, &val);
519 if (val & ANADIG_USB1_CHRG_DET_STAT_PLUG_CONTACT) {
520 stable_contact_count++;
521 if (stable_contact_count > 5)
522 /* Data pin makes contact */
523 break;
524 else
525 usleep_range(5000, 10000);
526 } else {
527 stable_contact_count = 0;
528 usleep_range(5000, 6000);
529 }
530 }
531
532 if (i == MXS_USB_CHARGER_DATA_CONTACT_TIMEOUT) {
533 dev_err(x->phy.dev,
534 "Data pin can't make good contact.\n");
535 /* Disable charger detector */
536 regmap_write(regmap, ANADIG_USB1_CHRG_DETECT_SET,
537 ANADIG_USB1_CHRG_DETECT_EN_B |
538 ANADIG_USB1_CHRG_DETECT_CHK_CHRG_B);
539 return -ENXIO;
540 }
541
542 return 0;
543}
544
545static enum usb_charger_type mxs_charger_primary_detection(struct mxs_phy *x)
546{
547 struct regmap *regmap = x->regmap_anatop;
548 enum usb_charger_type chgr_type = UNKNOWN_TYPE;
549 u32 val;
550
551 /*
552 * - Do check whether a charger is connected to the USB port
553 * - Do not Check whether the USB plug has been in contact with
554 * each other
555 */
556 regmap_write(regmap, ANADIG_USB1_CHRG_DETECT_CLR,
557 ANADIG_USB1_CHRG_DETECT_CHK_CONTACT |
558 ANADIG_USB1_CHRG_DETECT_CHK_CHRG_B);
559
560 msleep(100);
561
562 /* Check if it is a charger */
563 regmap_read(regmap, ANADIG_USB1_CHRG_DET_STAT, &val);
564 if (!(val & ANADIG_USB1_CHRG_DET_STAT_CHRG_DETECTED)) {
565 chgr_type = SDP_TYPE;
566 dev_dbg(x->phy.dev, "It is a stardard downstream port\n");
567 }
568
569 /* Disable charger detector */
570 regmap_write(regmap, ANADIG_USB1_CHRG_DETECT_SET,
571 ANADIG_USB1_CHRG_DETECT_EN_B |
572 ANADIG_USB1_CHRG_DETECT_CHK_CHRG_B);
573
574 return chgr_type;
575}
576
577/*
578 * It must be called after DP is pulled up, which is used to
579 * differentiate DCP and CDP.
580 */
581static enum usb_charger_type mxs_charger_secondary_detection(struct mxs_phy *x)
582{
583 struct regmap *regmap = x->regmap_anatop;
584 int val;
585
586 msleep(80);
587
588 regmap_read(regmap, ANADIG_USB1_CHRG_DET_STAT, &val);
589 if (val & ANADIG_USB1_CHRG_DET_STAT_DM_STATE) {
590 dev_dbg(x->phy.dev, "It is a dedicate charging port\n");
591 return DCP_TYPE;
592 } else {
593 dev_dbg(x->phy.dev, "It is a charging downstream port\n");
594 return CDP_TYPE;
595 }
596}
597
598static enum usb_charger_type mxs_phy_charger_detect(struct usb_phy *phy)
599{
600 struct mxs_phy *mxs_phy = to_mxs_phy(phy);
601 struct regmap *regmap = mxs_phy->regmap_anatop;
602 void __iomem *base = phy->io_priv;
603 enum usb_charger_type chgr_type = UNKNOWN_TYPE;
604
605 if (!regmap)
606 return UNKNOWN_TYPE;
607
608 if (mxs_charger_data_contact_detect(mxs_phy))
609 return chgr_type;
610
611 chgr_type = mxs_charger_primary_detection(mxs_phy);
612
613 if (chgr_type != SDP_TYPE) {
614 /* Pull up DP via test */
615 writel_relaxed(BM_USBPHY_DEBUG_CLKGATE,
616 base + HW_USBPHY_DEBUG_CLR);
617 regmap_write(regmap, ANADIG_USB1_LOOPBACK_SET,
618 ANADIG_USB1_LOOPBACK_UTMI_TESTSTART);
619
620 chgr_type = mxs_charger_secondary_detection(mxs_phy);
621
622 /* Stop the test */
623 regmap_write(regmap, ANADIG_USB1_LOOPBACK_CLR,
624 ANADIG_USB1_LOOPBACK_UTMI_TESTSTART);
625 writel_relaxed(BM_USBPHY_DEBUG_CLKGATE,
626 base + HW_USBPHY_DEBUG_SET);
627 }
628
629 return chgr_type;
630}
631
632static int mxs_phy_probe(struct platform_device *pdev)
633{
634 struct resource *res;
635 void __iomem *base;
636 struct clk *clk;
637 struct mxs_phy *mxs_phy;
638 int ret;
639 const struct of_device_id *of_id;
640 struct device_node *np = pdev->dev.of_node;
641 u32 val;
642
643 of_id = of_match_device(mxs_phy_dt_ids, &pdev->dev);
644 if (!of_id)
645 return -ENODEV;
646
647 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
648 base = devm_ioremap_resource(&pdev->dev, res);
649 if (IS_ERR(base))
650 return PTR_ERR(base);
651
652 clk = devm_clk_get(&pdev->dev, NULL);
653 if (IS_ERR(clk)) {
654 dev_err(&pdev->dev,
655 "can't get the clock, err=%ld", PTR_ERR(clk));
656 return PTR_ERR(clk);
657 }
658
659 mxs_phy = devm_kzalloc(&pdev->dev, sizeof(*mxs_phy), GFP_KERNEL);
660 if (!mxs_phy)
661 return -ENOMEM;
662
663 /* Some SoCs don't have anatop registers */
664 if (of_get_property(np, "fsl,anatop", NULL)) {
665 mxs_phy->regmap_anatop = syscon_regmap_lookup_by_phandle
666 (np, "fsl,anatop");
667 if (IS_ERR(mxs_phy->regmap_anatop)) {
668 dev_dbg(&pdev->dev,
669 "failed to find regmap for anatop\n");
670 return PTR_ERR(mxs_phy->regmap_anatop);
671 }
672 }
673
674 /* Precompute which bits of the TX register are to be updated, if any */
675 if (!of_property_read_u32(np, "fsl,tx-cal-45-dn-ohms", &val) &&
676 val >= MXS_PHY_TX_CAL45_MIN && val <= MXS_PHY_TX_CAL45_MAX) {
677 /* Scale to a 4-bit value */
678 val = (MXS_PHY_TX_CAL45_MAX - val) * 0xF
679 / (MXS_PHY_TX_CAL45_MAX - MXS_PHY_TX_CAL45_MIN);
680 mxs_phy->tx_reg_mask |= GM_USBPHY_TX_TXCAL45DN(~0);
681 mxs_phy->tx_reg_set |= GM_USBPHY_TX_TXCAL45DN(val);
682 }
683
684 if (!of_property_read_u32(np, "fsl,tx-cal-45-dp-ohms", &val) &&
685 val >= MXS_PHY_TX_CAL45_MIN && val <= MXS_PHY_TX_CAL45_MAX) {
686 /* Scale to a 4-bit value. */
687 val = (MXS_PHY_TX_CAL45_MAX - val) * 0xF
688 / (MXS_PHY_TX_CAL45_MAX - MXS_PHY_TX_CAL45_MIN);
689 mxs_phy->tx_reg_mask |= GM_USBPHY_TX_TXCAL45DP(~0);
690 mxs_phy->tx_reg_set |= GM_USBPHY_TX_TXCAL45DP(val);
691 }
692
693 if (!of_property_read_u32(np, "fsl,tx-d-cal", &val) &&
694 val >= MXS_PHY_TX_D_CAL_MIN && val <= MXS_PHY_TX_D_CAL_MAX) {
695 /* Scale to a 4-bit value. Round up the values and heavily
696 * weight the rounding by adding 2/3 of the denominator.
697 */
698 val = ((MXS_PHY_TX_D_CAL_MAX - val) * 0xF
699 + (MXS_PHY_TX_D_CAL_MAX - MXS_PHY_TX_D_CAL_MIN) * 2/3)
700 / (MXS_PHY_TX_D_CAL_MAX - MXS_PHY_TX_D_CAL_MIN);
701 mxs_phy->tx_reg_mask |= GM_USBPHY_TX_D_CAL(~0);
702 mxs_phy->tx_reg_set |= GM_USBPHY_TX_D_CAL(val);
703 }
704
705 ret = of_alias_get_id(np, "usbphy");
706 if (ret < 0)
707 dev_dbg(&pdev->dev, "failed to get alias id, errno %d\n", ret);
708 mxs_phy->port_id = ret;
709
710 mxs_phy->phy.io_priv = base;
711 mxs_phy->phy.dev = &pdev->dev;
712 mxs_phy->phy.label = DRIVER_NAME;
713 mxs_phy->phy.init = mxs_phy_init;
714 mxs_phy->phy.shutdown = mxs_phy_shutdown;
715 mxs_phy->phy.set_suspend = mxs_phy_suspend;
716 mxs_phy->phy.notify_connect = mxs_phy_on_connect;
717 mxs_phy->phy.notify_disconnect = mxs_phy_on_disconnect;
718 mxs_phy->phy.type = USB_PHY_TYPE_USB2;
719 mxs_phy->phy.set_wakeup = mxs_phy_set_wakeup;
720 mxs_phy->phy.charger_detect = mxs_phy_charger_detect;
721
722 mxs_phy->clk = clk;
723 mxs_phy->data = of_id->data;
724
725 platform_set_drvdata(pdev, mxs_phy);
726
727 device_set_wakeup_capable(&pdev->dev, true);
728
729 return usb_add_phy_dev(&mxs_phy->phy);
730}
731
732static int mxs_phy_remove(struct platform_device *pdev)
733{
734 struct mxs_phy *mxs_phy = platform_get_drvdata(pdev);
735
736 usb_remove_phy(&mxs_phy->phy);
737
738 return 0;
739}
740
741#ifdef CONFIG_PM_SLEEP
742static void mxs_phy_enable_ldo_in_suspend(struct mxs_phy *mxs_phy, bool on)
743{
744 unsigned int reg = on ? ANADIG_ANA_MISC0_SET : ANADIG_ANA_MISC0_CLR;
745
746 /* If the SoCs don't have anatop, quit */
747 if (!mxs_phy->regmap_anatop)
748 return;
749
750 if (is_imx6q_phy(mxs_phy))
751 regmap_write(mxs_phy->regmap_anatop, reg,
752 BM_ANADIG_ANA_MISC0_STOP_MODE_CONFIG);
753 else if (is_imx6sl_phy(mxs_phy))
754 regmap_write(mxs_phy->regmap_anatop,
755 reg, BM_ANADIG_ANA_MISC0_STOP_MODE_CONFIG_SL);
756}
757
758static int mxs_phy_system_suspend(struct device *dev)
759{
760 struct mxs_phy *mxs_phy = dev_get_drvdata(dev);
761
762 if (device_may_wakeup(dev))
763 mxs_phy_enable_ldo_in_suspend(mxs_phy, true);
764
765 return 0;
766}
767
768static int mxs_phy_system_resume(struct device *dev)
769{
770 struct mxs_phy *mxs_phy = dev_get_drvdata(dev);
771
772 if (device_may_wakeup(dev))
773 mxs_phy_enable_ldo_in_suspend(mxs_phy, false);
774
775 return 0;
776}
777#endif /* CONFIG_PM_SLEEP */
778
779static SIMPLE_DEV_PM_OPS(mxs_phy_pm, mxs_phy_system_suspend,
780 mxs_phy_system_resume);
781
782static struct platform_driver mxs_phy_driver = {
783 .probe = mxs_phy_probe,
784 .remove = mxs_phy_remove,
785 .driver = {
786 .name = DRIVER_NAME,
787 .of_match_table = mxs_phy_dt_ids,
788 .pm = &mxs_phy_pm,
789 },
790};
791
792static int __init mxs_phy_module_init(void)
793{
794 return platform_driver_register(&mxs_phy_driver);
795}
796postcore_initcall(mxs_phy_module_init);
797
798static void __exit mxs_phy_module_exit(void)
799{
800 platform_driver_unregister(&mxs_phy_driver);
801}
802module_exit(mxs_phy_module_exit);
803
804MODULE_ALIAS("platform:mxs-usb-phy");
805MODULE_AUTHOR("Marek Vasut <marex@denx.de>");
806MODULE_AUTHOR("Richard Zhao <richard.zhao@freescale.com>");
807MODULE_DESCRIPTION("Freescale MXS USB PHY driver");
808MODULE_LICENSE("GPL");