Loading...
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * NCI based driver for Samsung S3FWRN5 NFC chip
4 *
5 * Copyright (C) 2015 Samsung Electrnoics
6 * Robert Baldyga <r.baldyga@samsung.com>
7 */
8
9#include <linux/completion.h>
10#include <linux/firmware.h>
11
12#include "s3fwrn5.h"
13#include "nci.h"
14
15static int s3fwrn5_nci_prop_rsp(struct nci_dev *ndev, struct sk_buff *skb)
16{
17 __u8 status = skb->data[0];
18
19 nci_req_complete(ndev, status);
20 return 0;
21}
22
23static struct nci_driver_ops s3fwrn5_nci_prop_ops[] = {
24 {
25 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
26 NCI_PROP_AGAIN),
27 .rsp = s3fwrn5_nci_prop_rsp,
28 },
29 {
30 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
31 NCI_PROP_GET_RFREG),
32 .rsp = s3fwrn5_nci_prop_rsp,
33 },
34 {
35 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
36 NCI_PROP_SET_RFREG),
37 .rsp = s3fwrn5_nci_prop_rsp,
38 },
39 {
40 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
41 NCI_PROP_GET_RFREG_VER),
42 .rsp = s3fwrn5_nci_prop_rsp,
43 },
44 {
45 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
46 NCI_PROP_SET_RFREG_VER),
47 .rsp = s3fwrn5_nci_prop_rsp,
48 },
49 {
50 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
51 NCI_PROP_START_RFREG),
52 .rsp = s3fwrn5_nci_prop_rsp,
53 },
54 {
55 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
56 NCI_PROP_STOP_RFREG),
57 .rsp = s3fwrn5_nci_prop_rsp,
58 },
59 {
60 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
61 NCI_PROP_FW_CFG),
62 .rsp = s3fwrn5_nci_prop_rsp,
63 },
64 {
65 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
66 NCI_PROP_WR_RESET),
67 .rsp = s3fwrn5_nci_prop_rsp,
68 },
69};
70
71void s3fwrn5_nci_get_prop_ops(struct nci_driver_ops **ops, size_t *n)
72{
73 *ops = s3fwrn5_nci_prop_ops;
74 *n = ARRAY_SIZE(s3fwrn5_nci_prop_ops);
75}
76
77#define S3FWRN5_RFREG_SECTION_SIZE 252
78
79int s3fwrn5_nci_rf_configure(struct s3fwrn5_info *info, const char *fw_name)
80{
81 const struct firmware *fw;
82 struct nci_prop_fw_cfg_cmd fw_cfg;
83 struct nci_prop_set_rfreg_cmd set_rfreg;
84 struct nci_prop_stop_rfreg_cmd stop_rfreg;
85 u32 checksum;
86 int i, len;
87 int ret;
88
89 ret = request_firmware(&fw, fw_name, &info->ndev->nfc_dev->dev);
90 if (ret < 0)
91 return ret;
92
93 /* Compute rfreg checksum */
94
95 checksum = 0;
96 for (i = 0; i < fw->size; i += 4)
97 checksum += *((u32 *)(fw->data+i));
98
99 /* Set default clock configuration for external crystal */
100
101 fw_cfg.clk_type = 0x01;
102 fw_cfg.clk_speed = 0xff;
103 fw_cfg.clk_req = 0xff;
104 ret = nci_prop_cmd(info->ndev, NCI_PROP_FW_CFG,
105 sizeof(fw_cfg), (__u8 *)&fw_cfg);
106 if (ret < 0)
107 goto out;
108
109 /* Start rfreg configuration */
110
111 dev_info(&info->ndev->nfc_dev->dev,
112 "rfreg configuration update: %s\n", fw_name);
113
114 ret = nci_prop_cmd(info->ndev, NCI_PROP_START_RFREG, 0, NULL);
115 if (ret < 0) {
116 dev_err(&info->ndev->nfc_dev->dev,
117 "Unable to start rfreg update\n");
118 goto out;
119 }
120
121 /* Update rfreg */
122
123 set_rfreg.index = 0;
124 for (i = 0; i < fw->size; i += S3FWRN5_RFREG_SECTION_SIZE) {
125 len = (fw->size - i < S3FWRN5_RFREG_SECTION_SIZE) ?
126 (fw->size - i) : S3FWRN5_RFREG_SECTION_SIZE;
127 memcpy(set_rfreg.data, fw->data+i, len);
128 ret = nci_prop_cmd(info->ndev, NCI_PROP_SET_RFREG,
129 len+1, (__u8 *)&set_rfreg);
130 if (ret < 0) {
131 dev_err(&info->ndev->nfc_dev->dev,
132 "rfreg update error (code=%d)\n", ret);
133 goto out;
134 }
135 set_rfreg.index++;
136 }
137
138 /* Finish rfreg configuration */
139
140 stop_rfreg.checksum = checksum & 0xffff;
141 ret = nci_prop_cmd(info->ndev, NCI_PROP_STOP_RFREG,
142 sizeof(stop_rfreg), (__u8 *)&stop_rfreg);
143 if (ret < 0) {
144 dev_err(&info->ndev->nfc_dev->dev,
145 "Unable to stop rfreg update\n");
146 goto out;
147 }
148
149 dev_info(&info->ndev->nfc_dev->dev,
150 "rfreg configuration update: success\n");
151out:
152 release_firmware(fw);
153 return ret;
154}
1/*
2 * NCI based driver for Samsung S3FWRN5 NFC chip
3 *
4 * Copyright (C) 2015 Samsung Electrnoics
5 * Robert Baldyga <r.baldyga@samsung.com>
6 *
7 * This program is free software; you can redistribute it and/or modify it
8 * under the terms and conditions of the GNU General Public License,
9 * version 2 or later, as published by the Free Software Foundation.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, see <http://www.gnu.org/licenses/>.
18 */
19
20#include <linux/completion.h>
21#include <linux/firmware.h>
22
23#include "s3fwrn5.h"
24#include "nci.h"
25
26static int s3fwrn5_nci_prop_rsp(struct nci_dev *ndev, struct sk_buff *skb)
27{
28 __u8 status = skb->data[0];
29
30 nci_req_complete(ndev, status);
31 return 0;
32}
33
34static struct nci_driver_ops s3fwrn5_nci_prop_ops[] = {
35 {
36 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
37 NCI_PROP_AGAIN),
38 .rsp = s3fwrn5_nci_prop_rsp,
39 },
40 {
41 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
42 NCI_PROP_GET_RFREG),
43 .rsp = s3fwrn5_nci_prop_rsp,
44 },
45 {
46 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
47 NCI_PROP_SET_RFREG),
48 .rsp = s3fwrn5_nci_prop_rsp,
49 },
50 {
51 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
52 NCI_PROP_GET_RFREG_VER),
53 .rsp = s3fwrn5_nci_prop_rsp,
54 },
55 {
56 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
57 NCI_PROP_SET_RFREG_VER),
58 .rsp = s3fwrn5_nci_prop_rsp,
59 },
60 {
61 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
62 NCI_PROP_START_RFREG),
63 .rsp = s3fwrn5_nci_prop_rsp,
64 },
65 {
66 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
67 NCI_PROP_STOP_RFREG),
68 .rsp = s3fwrn5_nci_prop_rsp,
69 },
70 {
71 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
72 NCI_PROP_FW_CFG),
73 .rsp = s3fwrn5_nci_prop_rsp,
74 },
75 {
76 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
77 NCI_PROP_WR_RESET),
78 .rsp = s3fwrn5_nci_prop_rsp,
79 },
80};
81
82void s3fwrn5_nci_get_prop_ops(struct nci_driver_ops **ops, size_t *n)
83{
84 *ops = s3fwrn5_nci_prop_ops;
85 *n = ARRAY_SIZE(s3fwrn5_nci_prop_ops);
86}
87
88#define S3FWRN5_RFREG_SECTION_SIZE 252
89
90int s3fwrn5_nci_rf_configure(struct s3fwrn5_info *info, const char *fw_name)
91{
92 const struct firmware *fw;
93 struct nci_prop_fw_cfg_cmd fw_cfg;
94 struct nci_prop_set_rfreg_cmd set_rfreg;
95 struct nci_prop_stop_rfreg_cmd stop_rfreg;
96 u32 checksum;
97 int i, len;
98 int ret;
99
100 ret = request_firmware(&fw, fw_name, &info->ndev->nfc_dev->dev);
101 if (ret < 0)
102 return ret;
103
104 /* Compute rfreg checksum */
105
106 checksum = 0;
107 for (i = 0; i < fw->size; i += 4)
108 checksum += *((u32 *)(fw->data+i));
109
110 /* Set default clock configuration for external crystal */
111
112 fw_cfg.clk_type = 0x01;
113 fw_cfg.clk_speed = 0xff;
114 fw_cfg.clk_req = 0xff;
115 ret = nci_prop_cmd(info->ndev, NCI_PROP_FW_CFG,
116 sizeof(fw_cfg), (__u8 *)&fw_cfg);
117 if (ret < 0)
118 goto out;
119
120 /* Start rfreg configuration */
121
122 dev_info(&info->ndev->nfc_dev->dev,
123 "rfreg configuration update: %s\n", fw_name);
124
125 ret = nci_prop_cmd(info->ndev, NCI_PROP_START_RFREG, 0, NULL);
126 if (ret < 0) {
127 dev_err(&info->ndev->nfc_dev->dev,
128 "Unable to start rfreg update\n");
129 goto out;
130 }
131
132 /* Update rfreg */
133
134 set_rfreg.index = 0;
135 for (i = 0; i < fw->size; i += S3FWRN5_RFREG_SECTION_SIZE) {
136 len = (fw->size - i < S3FWRN5_RFREG_SECTION_SIZE) ?
137 (fw->size - i) : S3FWRN5_RFREG_SECTION_SIZE;
138 memcpy(set_rfreg.data, fw->data+i, len);
139 ret = nci_prop_cmd(info->ndev, NCI_PROP_SET_RFREG,
140 len+1, (__u8 *)&set_rfreg);
141 if (ret < 0) {
142 dev_err(&info->ndev->nfc_dev->dev,
143 "rfreg update error (code=%d)\n", ret);
144 goto out;
145 }
146 set_rfreg.index++;
147 }
148
149 /* Finish rfreg configuration */
150
151 stop_rfreg.checksum = checksum & 0xffff;
152 ret = nci_prop_cmd(info->ndev, NCI_PROP_STOP_RFREG,
153 sizeof(stop_rfreg), (__u8 *)&stop_rfreg);
154 if (ret < 0) {
155 dev_err(&info->ndev->nfc_dev->dev,
156 "Unable to stop rfreg update\n");
157 goto out;
158 }
159
160 dev_info(&info->ndev->nfc_dev->dev,
161 "rfreg configuration update: success\n");
162out:
163 release_firmware(fw);
164 return ret;
165}