Loading...
1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
28#ifndef __AMDGPU_OBJECT_H__
29#define __AMDGPU_OBJECT_H__
30
31#include <drm/amdgpu_drm.h>
32#include "amdgpu.h"
33#ifdef CONFIG_MMU_NOTIFIER
34#include <linux/mmu_notifier.h>
35#endif
36
37#define AMDGPU_BO_INVALID_OFFSET LONG_MAX
38#define AMDGPU_BO_MAX_PLACEMENTS 3
39
40struct amdgpu_bo_param {
41 unsigned long size;
42 int byte_align;
43 u32 domain;
44 u32 preferred_domain;
45 u64 flags;
46 enum ttm_bo_type type;
47 bool no_wait_gpu;
48 struct dma_resv *resv;
49};
50
51/* bo virtual addresses in a vm */
52struct amdgpu_bo_va_mapping {
53 struct amdgpu_bo_va *bo_va;
54 struct list_head list;
55 struct rb_node rb;
56 uint64_t start;
57 uint64_t last;
58 uint64_t __subtree_last;
59 uint64_t offset;
60 uint64_t flags;
61};
62
63/* User space allocated BO in a VM */
64struct amdgpu_bo_va {
65 struct amdgpu_vm_bo_base base;
66
67 /* protected by bo being reserved */
68 unsigned ref_count;
69
70 /* all other members protected by the VM PD being reserved */
71 struct dma_fence *last_pt_update;
72
73 /* mappings for this bo_va */
74 struct list_head invalids;
75 struct list_head valids;
76
77 /* If the mappings are cleared or filled */
78 bool cleared;
79
80 bool is_xgmi;
81};
82
83struct amdgpu_bo {
84 /* Protected by tbo.reserved */
85 u32 preferred_domains;
86 u32 allowed_domains;
87 struct ttm_place placements[AMDGPU_BO_MAX_PLACEMENTS];
88 struct ttm_placement placement;
89 struct ttm_buffer_object tbo;
90 struct ttm_bo_kmap_obj kmap;
91 u64 flags;
92 unsigned pin_count;
93 u64 tiling_flags;
94 u64 metadata_flags;
95 void *metadata;
96 u32 metadata_size;
97 unsigned prime_shared_count;
98 /* per VM structure for page tables and with virtual addresses */
99 struct amdgpu_vm_bo_base *vm_bo;
100 /* Constant after initialization */
101 struct amdgpu_bo *parent;
102 struct amdgpu_bo *shadow;
103
104 struct ttm_bo_kmap_obj dma_buf_vmap;
105 struct amdgpu_mn *mn;
106
107
108#ifdef CONFIG_MMU_NOTIFIER
109 struct mmu_interval_notifier notifier;
110#endif
111
112 struct list_head shadow_list;
113
114 struct kgd_mem *kfd_bo;
115};
116
117static inline struct amdgpu_bo *ttm_to_amdgpu_bo(struct ttm_buffer_object *tbo)
118{
119 return container_of(tbo, struct amdgpu_bo, tbo);
120}
121
122/**
123 * amdgpu_mem_type_to_domain - return domain corresponding to mem_type
124 * @mem_type: ttm memory type
125 *
126 * Returns corresponding domain of the ttm mem_type
127 */
128static inline unsigned amdgpu_mem_type_to_domain(u32 mem_type)
129{
130 switch (mem_type) {
131 case TTM_PL_VRAM:
132 return AMDGPU_GEM_DOMAIN_VRAM;
133 case TTM_PL_TT:
134 return AMDGPU_GEM_DOMAIN_GTT;
135 case TTM_PL_SYSTEM:
136 return AMDGPU_GEM_DOMAIN_CPU;
137 case AMDGPU_PL_GDS:
138 return AMDGPU_GEM_DOMAIN_GDS;
139 case AMDGPU_PL_GWS:
140 return AMDGPU_GEM_DOMAIN_GWS;
141 case AMDGPU_PL_OA:
142 return AMDGPU_GEM_DOMAIN_OA;
143 default:
144 break;
145 }
146 return 0;
147}
148
149/**
150 * amdgpu_bo_reserve - reserve bo
151 * @bo: bo structure
152 * @no_intr: don't return -ERESTARTSYS on pending signal
153 *
154 * Returns:
155 * -ERESTARTSYS: A wait for the buffer to become unreserved was interrupted by
156 * a signal. Release all buffer reservations and return to user-space.
157 */
158static inline int amdgpu_bo_reserve(struct amdgpu_bo *bo, bool no_intr)
159{
160 struct amdgpu_device *adev = amdgpu_ttm_adev(bo->tbo.bdev);
161 int r;
162
163 r = __ttm_bo_reserve(&bo->tbo, !no_intr, false, NULL);
164 if (unlikely(r != 0)) {
165 if (r != -ERESTARTSYS)
166 dev_err(adev->dev, "%p reserve failed\n", bo);
167 return r;
168 }
169 return 0;
170}
171
172static inline void amdgpu_bo_unreserve(struct amdgpu_bo *bo)
173{
174 ttm_bo_unreserve(&bo->tbo);
175}
176
177static inline unsigned long amdgpu_bo_size(struct amdgpu_bo *bo)
178{
179 return bo->tbo.num_pages << PAGE_SHIFT;
180}
181
182static inline unsigned amdgpu_bo_ngpu_pages(struct amdgpu_bo *bo)
183{
184 return (bo->tbo.num_pages << PAGE_SHIFT) / AMDGPU_GPU_PAGE_SIZE;
185}
186
187static inline unsigned amdgpu_bo_gpu_page_alignment(struct amdgpu_bo *bo)
188{
189 return (bo->tbo.mem.page_alignment << PAGE_SHIFT) / AMDGPU_GPU_PAGE_SIZE;
190}
191
192/**
193 * amdgpu_bo_mmap_offset - return mmap offset of bo
194 * @bo: amdgpu object for which we query the offset
195 *
196 * Returns mmap offset of the object.
197 */
198static inline u64 amdgpu_bo_mmap_offset(struct amdgpu_bo *bo)
199{
200 return drm_vma_node_offset_addr(&bo->tbo.base.vma_node);
201}
202
203/**
204 * amdgpu_bo_in_cpu_visible_vram - check if BO is (partly) in visible VRAM
205 */
206static inline bool amdgpu_bo_in_cpu_visible_vram(struct amdgpu_bo *bo)
207{
208 struct amdgpu_device *adev = amdgpu_ttm_adev(bo->tbo.bdev);
209 unsigned fpfn = adev->gmc.visible_vram_size >> PAGE_SHIFT;
210 struct drm_mm_node *node = bo->tbo.mem.mm_node;
211 unsigned long pages_left;
212
213 if (bo->tbo.mem.mem_type != TTM_PL_VRAM)
214 return false;
215
216 for (pages_left = bo->tbo.mem.num_pages; pages_left;
217 pages_left -= node->size, node++)
218 if (node->start < fpfn)
219 return true;
220
221 return false;
222}
223
224/**
225 * amdgpu_bo_explicit_sync - return whether the bo is explicitly synced
226 */
227static inline bool amdgpu_bo_explicit_sync(struct amdgpu_bo *bo)
228{
229 return bo->flags & AMDGPU_GEM_CREATE_EXPLICIT_SYNC;
230}
231
232/**
233 * amdgpu_bo_encrypted - test if the BO is encrypted
234 * @bo: pointer to a buffer object
235 *
236 * Return true if the buffer object is encrypted, false otherwise.
237 */
238static inline bool amdgpu_bo_encrypted(struct amdgpu_bo *bo)
239{
240 return bo->flags & AMDGPU_GEM_CREATE_ENCRYPTED;
241}
242
243bool amdgpu_bo_is_amdgpu_bo(struct ttm_buffer_object *bo);
244void amdgpu_bo_placement_from_domain(struct amdgpu_bo *abo, u32 domain);
245
246int amdgpu_bo_create(struct amdgpu_device *adev,
247 struct amdgpu_bo_param *bp,
248 struct amdgpu_bo **bo_ptr);
249int amdgpu_bo_create_reserved(struct amdgpu_device *adev,
250 unsigned long size, int align,
251 u32 domain, struct amdgpu_bo **bo_ptr,
252 u64 *gpu_addr, void **cpu_addr);
253int amdgpu_bo_create_kernel(struct amdgpu_device *adev,
254 unsigned long size, int align,
255 u32 domain, struct amdgpu_bo **bo_ptr,
256 u64 *gpu_addr, void **cpu_addr);
257int amdgpu_bo_create_kernel_at(struct amdgpu_device *adev,
258 uint64_t offset, uint64_t size, uint32_t domain,
259 struct amdgpu_bo **bo_ptr, void **cpu_addr);
260void amdgpu_bo_free_kernel(struct amdgpu_bo **bo, u64 *gpu_addr,
261 void **cpu_addr);
262int amdgpu_bo_kmap(struct amdgpu_bo *bo, void **ptr);
263void *amdgpu_bo_kptr(struct amdgpu_bo *bo);
264void amdgpu_bo_kunmap(struct amdgpu_bo *bo);
265struct amdgpu_bo *amdgpu_bo_ref(struct amdgpu_bo *bo);
266void amdgpu_bo_unref(struct amdgpu_bo **bo);
267int amdgpu_bo_pin(struct amdgpu_bo *bo, u32 domain);
268int amdgpu_bo_pin_restricted(struct amdgpu_bo *bo, u32 domain,
269 u64 min_offset, u64 max_offset);
270int amdgpu_bo_unpin(struct amdgpu_bo *bo);
271int amdgpu_bo_evict_vram(struct amdgpu_device *adev);
272int amdgpu_bo_init(struct amdgpu_device *adev);
273int amdgpu_bo_late_init(struct amdgpu_device *adev);
274void amdgpu_bo_fini(struct amdgpu_device *adev);
275int amdgpu_bo_fbdev_mmap(struct amdgpu_bo *bo,
276 struct vm_area_struct *vma);
277int amdgpu_bo_set_tiling_flags(struct amdgpu_bo *bo, u64 tiling_flags);
278void amdgpu_bo_get_tiling_flags(struct amdgpu_bo *bo, u64 *tiling_flags);
279int amdgpu_bo_set_metadata (struct amdgpu_bo *bo, void *metadata,
280 uint32_t metadata_size, uint64_t flags);
281int amdgpu_bo_get_metadata(struct amdgpu_bo *bo, void *buffer,
282 size_t buffer_size, uint32_t *metadata_size,
283 uint64_t *flags);
284void amdgpu_bo_move_notify(struct ttm_buffer_object *bo,
285 bool evict,
286 struct ttm_mem_reg *new_mem);
287void amdgpu_bo_release_notify(struct ttm_buffer_object *bo);
288int amdgpu_bo_fault_reserve_notify(struct ttm_buffer_object *bo);
289void amdgpu_bo_fence(struct amdgpu_bo *bo, struct dma_fence *fence,
290 bool shared);
291int amdgpu_bo_sync_wait_resv(struct amdgpu_device *adev, struct dma_resv *resv,
292 enum amdgpu_sync_mode sync_mode, void *owner,
293 bool intr);
294int amdgpu_bo_sync_wait(struct amdgpu_bo *bo, void *owner, bool intr);
295u64 amdgpu_bo_gpu_offset(struct amdgpu_bo *bo);
296u64 amdgpu_bo_gpu_offset_no_check(struct amdgpu_bo *bo);
297int amdgpu_bo_validate(struct amdgpu_bo *bo);
298int amdgpu_bo_restore_shadow(struct amdgpu_bo *shadow,
299 struct dma_fence **fence);
300uint32_t amdgpu_bo_get_preferred_pin_domain(struct amdgpu_device *adev,
301 uint32_t domain);
302
303/*
304 * sub allocation
305 */
306
307static inline uint64_t amdgpu_sa_bo_gpu_addr(struct amdgpu_sa_bo *sa_bo)
308{
309 return sa_bo->manager->gpu_addr + sa_bo->soffset;
310}
311
312static inline void * amdgpu_sa_bo_cpu_addr(struct amdgpu_sa_bo *sa_bo)
313{
314 return sa_bo->manager->cpu_ptr + sa_bo->soffset;
315}
316
317int amdgpu_sa_bo_manager_init(struct amdgpu_device *adev,
318 struct amdgpu_sa_manager *sa_manager,
319 unsigned size, u32 align, u32 domain);
320void amdgpu_sa_bo_manager_fini(struct amdgpu_device *adev,
321 struct amdgpu_sa_manager *sa_manager);
322int amdgpu_sa_bo_manager_start(struct amdgpu_device *adev,
323 struct amdgpu_sa_manager *sa_manager);
324int amdgpu_sa_bo_new(struct amdgpu_sa_manager *sa_manager,
325 struct amdgpu_sa_bo **sa_bo,
326 unsigned size, unsigned align);
327void amdgpu_sa_bo_free(struct amdgpu_device *adev,
328 struct amdgpu_sa_bo **sa_bo,
329 struct dma_fence *fence);
330#if defined(CONFIG_DEBUG_FS)
331void amdgpu_sa_bo_dump_debug_info(struct amdgpu_sa_manager *sa_manager,
332 struct seq_file *m);
333#endif
334int amdgpu_debugfs_sa_init(struct amdgpu_device *adev);
335
336bool amdgpu_bo_support_uswc(u64 bo_flags);
337
338
339#endif
1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
28#ifndef __AMDGPU_OBJECT_H__
29#define __AMDGPU_OBJECT_H__
30
31#include <drm/amdgpu_drm.h>
32#include "amdgpu.h"
33
34#define AMDGPU_BO_INVALID_OFFSET LONG_MAX
35
36/**
37 * amdgpu_mem_type_to_domain - return domain corresponding to mem_type
38 * @mem_type: ttm memory type
39 *
40 * Returns corresponding domain of the ttm mem_type
41 */
42static inline unsigned amdgpu_mem_type_to_domain(u32 mem_type)
43{
44 switch (mem_type) {
45 case TTM_PL_VRAM:
46 return AMDGPU_GEM_DOMAIN_VRAM;
47 case TTM_PL_TT:
48 return AMDGPU_GEM_DOMAIN_GTT;
49 case TTM_PL_SYSTEM:
50 return AMDGPU_GEM_DOMAIN_CPU;
51 case AMDGPU_PL_GDS:
52 return AMDGPU_GEM_DOMAIN_GDS;
53 case AMDGPU_PL_GWS:
54 return AMDGPU_GEM_DOMAIN_GWS;
55 case AMDGPU_PL_OA:
56 return AMDGPU_GEM_DOMAIN_OA;
57 default:
58 break;
59 }
60 return 0;
61}
62
63/**
64 * amdgpu_bo_reserve - reserve bo
65 * @bo: bo structure
66 * @no_intr: don't return -ERESTARTSYS on pending signal
67 *
68 * Returns:
69 * -ERESTARTSYS: A wait for the buffer to become unreserved was interrupted by
70 * a signal. Release all buffer reservations and return to user-space.
71 */
72static inline int amdgpu_bo_reserve(struct amdgpu_bo *bo, bool no_intr)
73{
74 struct amdgpu_device *adev = amdgpu_ttm_adev(bo->tbo.bdev);
75 int r;
76
77 r = ttm_bo_reserve(&bo->tbo, !no_intr, false, NULL);
78 if (unlikely(r != 0)) {
79 if (r != -ERESTARTSYS)
80 dev_err(adev->dev, "%p reserve failed\n", bo);
81 return r;
82 }
83 return 0;
84}
85
86static inline void amdgpu_bo_unreserve(struct amdgpu_bo *bo)
87{
88 ttm_bo_unreserve(&bo->tbo);
89}
90
91static inline unsigned long amdgpu_bo_size(struct amdgpu_bo *bo)
92{
93 return bo->tbo.num_pages << PAGE_SHIFT;
94}
95
96static inline unsigned amdgpu_bo_ngpu_pages(struct amdgpu_bo *bo)
97{
98 return (bo->tbo.num_pages << PAGE_SHIFT) / AMDGPU_GPU_PAGE_SIZE;
99}
100
101static inline unsigned amdgpu_bo_gpu_page_alignment(struct amdgpu_bo *bo)
102{
103 return (bo->tbo.mem.page_alignment << PAGE_SHIFT) / AMDGPU_GPU_PAGE_SIZE;
104}
105
106/**
107 * amdgpu_bo_mmap_offset - return mmap offset of bo
108 * @bo: amdgpu object for which we query the offset
109 *
110 * Returns mmap offset of the object.
111 */
112static inline u64 amdgpu_bo_mmap_offset(struct amdgpu_bo *bo)
113{
114 return drm_vma_node_offset_addr(&bo->tbo.vma_node);
115}
116
117int amdgpu_bo_create(struct amdgpu_device *adev,
118 unsigned long size, int byte_align,
119 bool kernel, u32 domain, u64 flags,
120 struct sg_table *sg,
121 struct reservation_object *resv,
122 struct amdgpu_bo **bo_ptr);
123int amdgpu_bo_create_restricted(struct amdgpu_device *adev,
124 unsigned long size, int byte_align,
125 bool kernel, u32 domain, u64 flags,
126 struct sg_table *sg,
127 struct ttm_placement *placement,
128 struct reservation_object *resv,
129 struct amdgpu_bo **bo_ptr);
130int amdgpu_bo_create_kernel(struct amdgpu_device *adev,
131 unsigned long size, int align,
132 u32 domain, struct amdgpu_bo **bo_ptr,
133 u64 *gpu_addr, void **cpu_addr);
134void amdgpu_bo_free_kernel(struct amdgpu_bo **bo, u64 *gpu_addr,
135 void **cpu_addr);
136int amdgpu_bo_kmap(struct amdgpu_bo *bo, void **ptr);
137void amdgpu_bo_kunmap(struct amdgpu_bo *bo);
138struct amdgpu_bo *amdgpu_bo_ref(struct amdgpu_bo *bo);
139void amdgpu_bo_unref(struct amdgpu_bo **bo);
140int amdgpu_bo_pin(struct amdgpu_bo *bo, u32 domain, u64 *gpu_addr);
141int amdgpu_bo_pin_restricted(struct amdgpu_bo *bo, u32 domain,
142 u64 min_offset, u64 max_offset,
143 u64 *gpu_addr);
144int amdgpu_bo_unpin(struct amdgpu_bo *bo);
145int amdgpu_bo_evict_vram(struct amdgpu_device *adev);
146int amdgpu_bo_init(struct amdgpu_device *adev);
147void amdgpu_bo_fini(struct amdgpu_device *adev);
148int amdgpu_bo_fbdev_mmap(struct amdgpu_bo *bo,
149 struct vm_area_struct *vma);
150int amdgpu_bo_set_tiling_flags(struct amdgpu_bo *bo, u64 tiling_flags);
151void amdgpu_bo_get_tiling_flags(struct amdgpu_bo *bo, u64 *tiling_flags);
152int amdgpu_bo_set_metadata (struct amdgpu_bo *bo, void *metadata,
153 uint32_t metadata_size, uint64_t flags);
154int amdgpu_bo_get_metadata(struct amdgpu_bo *bo, void *buffer,
155 size_t buffer_size, uint32_t *metadata_size,
156 uint64_t *flags);
157void amdgpu_bo_move_notify(struct ttm_buffer_object *bo,
158 struct ttm_mem_reg *new_mem);
159int amdgpu_bo_fault_reserve_notify(struct ttm_buffer_object *bo);
160void amdgpu_bo_fence(struct amdgpu_bo *bo, struct dma_fence *fence,
161 bool shared);
162u64 amdgpu_bo_gpu_offset(struct amdgpu_bo *bo);
163int amdgpu_bo_backup_to_shadow(struct amdgpu_device *adev,
164 struct amdgpu_ring *ring,
165 struct amdgpu_bo *bo,
166 struct reservation_object *resv,
167 struct dma_fence **fence, bool direct);
168int amdgpu_bo_restore_from_shadow(struct amdgpu_device *adev,
169 struct amdgpu_ring *ring,
170 struct amdgpu_bo *bo,
171 struct reservation_object *resv,
172 struct dma_fence **fence,
173 bool direct);
174
175
176/*
177 * sub allocation
178 */
179
180static inline uint64_t amdgpu_sa_bo_gpu_addr(struct amdgpu_sa_bo *sa_bo)
181{
182 return sa_bo->manager->gpu_addr + sa_bo->soffset;
183}
184
185static inline void * amdgpu_sa_bo_cpu_addr(struct amdgpu_sa_bo *sa_bo)
186{
187 return sa_bo->manager->cpu_ptr + sa_bo->soffset;
188}
189
190int amdgpu_sa_bo_manager_init(struct amdgpu_device *adev,
191 struct amdgpu_sa_manager *sa_manager,
192 unsigned size, u32 align, u32 domain);
193void amdgpu_sa_bo_manager_fini(struct amdgpu_device *adev,
194 struct amdgpu_sa_manager *sa_manager);
195int amdgpu_sa_bo_manager_start(struct amdgpu_device *adev,
196 struct amdgpu_sa_manager *sa_manager);
197int amdgpu_sa_bo_manager_suspend(struct amdgpu_device *adev,
198 struct amdgpu_sa_manager *sa_manager);
199int amdgpu_sa_bo_new(struct amdgpu_sa_manager *sa_manager,
200 struct amdgpu_sa_bo **sa_bo,
201 unsigned size, unsigned align);
202void amdgpu_sa_bo_free(struct amdgpu_device *adev,
203 struct amdgpu_sa_bo **sa_bo,
204 struct dma_fence *fence);
205#if defined(CONFIG_DEBUG_FS)
206void amdgpu_sa_bo_dump_debug_info(struct amdgpu_sa_manager *sa_manager,
207 struct seq_file *m);
208#endif
209
210
211#endif