Loading...
1# SPDX-License-Identifier: GPL-2.0
2comment "Processor Type"
3
4choice
5 prompt "CPU family support"
6 default M68KCLASSIC if MMU
7 default COLDFIRE if !MMU
8 help
9 The Freescale (was Motorola) M68K family of processors implements
10 the full 68000 processor instruction set.
11 The Freescale ColdFire family of processors is a modern derivative
12 of the 68000 processor family. They are mainly targeted at embedded
13 applications, and are all System-On-Chip (SOC) devices, as opposed
14 to stand alone CPUs. They implement a subset of the original 68000
15 processor instruction set.
16 If you anticipate running this kernel on a computer with a classic
17 MC68xxx processor, select M68KCLASSIC.
18 If you anticipate running this kernel on a computer with a ColdFire
19 processor, select COLDFIRE.
20
21config M68KCLASSIC
22 bool "Classic M68K CPU family support"
23
24config COLDFIRE
25 bool "Coldfire CPU family support"
26 select ARCH_HAVE_CUSTOM_GPIO_H
27 select CPU_HAS_NO_BITFIELDS
28 select CPU_HAS_NO_MULDIV64
29 select GENERIC_CSUM
30 select GPIOLIB
31 select HAVE_LEGACY_CLK
32
33endchoice
34
35if M68KCLASSIC
36
37config M68000
38 bool "MC68000"
39 depends on !MMU
40 select CPU_HAS_NO_BITFIELDS
41 select CPU_HAS_NO_MULDIV64
42 select CPU_HAS_NO_UNALIGNED
43 select GENERIC_CSUM
44 select CPU_NO_EFFICIENT_FFS
45 select HAVE_ARCH_HASH
46 help
47 The Freescale (was Motorola) 68000 CPU is the first generation of
48 the well known M68K family of processors. The CPU core as well as
49 being available as a stand alone CPU was also used in many
50 System-On-Chip devices (eg 68328, 68302, etc). It does not contain
51 a paging MMU.
52
53config MCPU32
54 bool
55 select CPU_HAS_NO_BITFIELDS
56 select CPU_HAS_NO_UNALIGNED
57 select CPU_NO_EFFICIENT_FFS
58 help
59 The Freescale (was then Motorola) CPU32 is a CPU core that is
60 based on the 68020 processor. For the most part it is used in
61 System-On-Chip parts, and does not contain a paging MMU.
62
63config M68020
64 bool "68020 support"
65 depends on MMU
66 select FPU
67 select CPU_HAS_ADDRESS_SPACES
68 help
69 If you anticipate running this kernel on a computer with a MC68020
70 processor, say Y. Otherwise, say N. Note that the 68020 requires a
71 68851 MMU (Memory Management Unit) to run Linux/m68k, except on the
72 Sun 3, which provides its own version.
73
74config M68030
75 bool "68030 support"
76 depends on MMU && !MMU_SUN3
77 select FPU
78 select CPU_HAS_ADDRESS_SPACES
79 help
80 If you anticipate running this kernel on a computer with a MC68030
81 processor, say Y. Otherwise, say N. Note that a MC68EC030 will not
82 work, as it does not include an MMU (Memory Management Unit).
83
84config M68040
85 bool "68040 support"
86 depends on MMU && !MMU_SUN3
87 select FPU
88 select CPU_HAS_ADDRESS_SPACES
89 help
90 If you anticipate running this kernel on a computer with a MC68LC040
91 or MC68040 processor, say Y. Otherwise, say N. Note that an
92 MC68EC040 will not work, as it does not include an MMU (Memory
93 Management Unit).
94
95config M68060
96 bool "68060 support"
97 depends on MMU && !MMU_SUN3
98 select FPU
99 select CPU_HAS_ADDRESS_SPACES
100 help
101 If you anticipate running this kernel on a computer with a MC68060
102 processor, say Y. Otherwise, say N.
103
104config M68328
105 bool "MC68328"
106 depends on !MMU
107 select M68000
108 help
109 Motorola 68328 processor support.
110
111config M68EZ328
112 bool "MC68EZ328"
113 depends on !MMU
114 select M68000
115 help
116 Motorola 68EX328 processor support.
117
118config M68VZ328
119 bool "MC68VZ328"
120 depends on !MMU
121 select M68000
122 help
123 Motorola 68VZ328 processor support.
124
125endif # M68KCLASSIC
126
127if COLDFIRE
128
129choice
130 prompt "ColdFire SoC type"
131 default M520x
132 help
133 Select the type of ColdFire System-on-Chip (SoC) that you want
134 to build for.
135
136config M5206
137 bool "MCF5206"
138 depends on !MMU
139 select COLDFIRE_SW_A7
140 select HAVE_MBAR
141 select CPU_NO_EFFICIENT_FFS
142 help
143 Motorola ColdFire 5206 processor support.
144
145config M5206e
146 bool "MCF5206e"
147 depends on !MMU
148 select COLDFIRE_SW_A7
149 select HAVE_MBAR
150 select CPU_NO_EFFICIENT_FFS
151 help
152 Motorola ColdFire 5206e processor support.
153
154config M520x
155 bool "MCF520x"
156 depends on !MMU
157 select GENERIC_CLOCKEVENTS
158 select HAVE_CACHE_SPLIT
159 help
160 Freescale Coldfire 5207/5208 processor support.
161
162config M523x
163 bool "MCF523x"
164 depends on !MMU
165 select GENERIC_CLOCKEVENTS
166 select HAVE_CACHE_SPLIT
167 select HAVE_IPSBAR
168 help
169 Freescale Coldfire 5230/1/2/4/5 processor support
170
171config M5249
172 bool "MCF5249"
173 depends on !MMU
174 select COLDFIRE_SW_A7
175 select HAVE_MBAR
176 select CPU_NO_EFFICIENT_FFS
177 help
178 Motorola ColdFire 5249 processor support.
179
180config M525x
181 bool "MCF525x"
182 depends on !MMU
183 select COLDFIRE_SW_A7
184 select HAVE_MBAR
185 select CPU_NO_EFFICIENT_FFS
186 help
187 Freescale (Motorola) Coldfire 5251/5253 processor support.
188
189config M5271
190 bool "MCF5271"
191 depends on !MMU
192 select M527x
193 select HAVE_CACHE_SPLIT
194 select HAVE_IPSBAR
195 select GENERIC_CLOCKEVENTS
196 help
197 Freescale (Motorola) ColdFire 5270/5271 processor support.
198
199config M5272
200 bool "MCF5272"
201 depends on !MMU
202 select COLDFIRE_SW_A7
203 select HAVE_MBAR
204 select CPU_NO_EFFICIENT_FFS
205 help
206 Motorola ColdFire 5272 processor support.
207
208config M5275
209 bool "MCF5275"
210 depends on !MMU
211 select M527x
212 select HAVE_CACHE_SPLIT
213 select HAVE_IPSBAR
214 select GENERIC_CLOCKEVENTS
215 help
216 Freescale (Motorola) ColdFire 5274/5275 processor support.
217
218config M528x
219 bool "MCF528x"
220 depends on !MMU
221 select GENERIC_CLOCKEVENTS
222 select HAVE_CACHE_SPLIT
223 select HAVE_IPSBAR
224 help
225 Motorola ColdFire 5280/5282 processor support.
226
227config M5307
228 bool "MCF5307"
229 depends on !MMU
230 select COLDFIRE_SW_A7
231 select HAVE_CACHE_CB
232 select HAVE_MBAR
233 select CPU_NO_EFFICIENT_FFS
234 help
235 Motorola ColdFire 5307 processor support.
236
237config M532x
238 bool "MCF532x"
239 depends on !MMU
240 select M53xx
241 select HAVE_CACHE_CB
242 help
243 Freescale (Motorola) ColdFire 532x processor support.
244
245config M537x
246 bool "MCF537x"
247 depends on !MMU
248 select M53xx
249 select HAVE_CACHE_CB
250 help
251 Freescale ColdFire 537x processor support.
252
253config M5407
254 bool "MCF5407"
255 depends on !MMU
256 select COLDFIRE_SW_A7
257 select HAVE_CACHE_CB
258 select HAVE_MBAR
259 select CPU_NO_EFFICIENT_FFS
260 help
261 Motorola ColdFire 5407 processor support.
262
263config M547x
264 bool "MCF547x"
265 select M54xx
266 select MMU_COLDFIRE if MMU
267 select FPU if MMU
268 select HAVE_CACHE_CB
269 select HAVE_MBAR
270 select CPU_NO_EFFICIENT_FFS
271 help
272 Freescale ColdFire 5470/5471/5472/5473/5474/5475 processor support.
273
274config M548x
275 bool "MCF548x"
276 select MMU_COLDFIRE if MMU
277 select FPU if MMU
278 select M54xx
279 select HAVE_CACHE_CB
280 select HAVE_MBAR
281 select CPU_NO_EFFICIENT_FFS
282 help
283 Freescale ColdFire 5480/5481/5482/5483/5484/5485 processor support.
284
285config M5441x
286 bool "MCF5441x"
287 select MMU_COLDFIRE if MMU
288 select GENERIC_CLOCKEVENTS
289 select HAVE_CACHE_CB
290 help
291 Freescale Coldfire 54410/54415/54416/54417/54418 processor support.
292
293endchoice
294
295config M527x
296 bool
297
298config M53xx
299 bool
300
301config M54xx
302 select HAVE_PCI
303 bool
304
305endif # COLDFIRE
306
307
308comment "Processor Specific Options"
309
310config M68KFPU_EMU
311 bool "Math emulation support"
312 depends on MMU
313 help
314 At some point in the future, this will cause floating-point math
315 instructions to be emulated by the kernel on machines that lack a
316 floating-point math coprocessor. Thrill-seekers and chronically
317 sleep-deprived psychotic hacker types can say Y now, everyone else
318 should probably wait a while.
319
320config M68KFPU_EMU_EXTRAPREC
321 bool "Math emulation extra precision"
322 depends on M68KFPU_EMU
323 help
324 The fpu uses normally a few bit more during calculations for
325 correct rounding, the emulator can (often) do the same but this
326 extra calculation can cost quite some time, so you can disable
327 it here. The emulator will then "only" calculate with a 64 bit
328 mantissa and round slightly incorrect, what is more than enough
329 for normal usage.
330
331config M68KFPU_EMU_ONLY
332 bool "Math emulation only kernel"
333 depends on M68KFPU_EMU
334 help
335 This option prevents any floating-point instructions from being
336 compiled into the kernel, thereby the kernel doesn't save any
337 floating point context anymore during task switches, so this
338 kernel will only be usable on machines without a floating-point
339 math coprocessor. This makes the kernel a bit faster as no tests
340 needs to be executed whether a floating-point instruction in the
341 kernel should be executed or not.
342
343config ADVANCED
344 bool "Advanced configuration options"
345 depends on MMU
346 help
347 This gives you access to some advanced options for the CPU. The
348 defaults should be fine for most users, but these options may make
349 it possible for you to improve performance somewhat if you know what
350 you are doing.
351
352 Note that the answer to this question won't directly affect the
353 kernel: saying N will just cause the configurator to skip all
354 the questions about these options.
355
356 Most users should say N to this question.
357
358config RMW_INSNS
359 bool "Use read-modify-write instructions"
360 depends on ADVANCED
361 help
362 This allows to use certain instructions that work with indivisible
363 read-modify-write bus cycles. While this is faster than the
364 workaround of disabling interrupts, it can conflict with DMA
365 ( = direct memory access) on many Amiga systems, and it is also said
366 to destabilize other machines. It is very likely that this will
367 cause serious problems on any Amiga or Atari Medusa if set. The only
368 configuration where it should work are 68030-based Ataris, where it
369 apparently improves performance. But you've been warned! Unless you
370 really know what you are doing, say N. Try Y only if you're quite
371 adventurous.
372
373config SINGLE_MEMORY_CHUNK
374 bool "Use one physical chunk of memory only" if ADVANCED && !SUN3
375 depends on MMU
376 default y if SUN3
377 select NEED_MULTIPLE_NODES
378 help
379 Ignore all but the first contiguous chunk of physical memory for VM
380 purposes. This will save a few bytes kernel size and may speed up
381 some operations. Say N if not sure.
382
383config ARCH_DISCONTIGMEM_ENABLE
384 def_bool MMU && !SINGLE_MEMORY_CHUNK
385
386config 060_WRITETHROUGH
387 bool "Use write-through caching for 68060 supervisor accesses"
388 depends on ADVANCED && M68060
389 help
390 The 68060 generally uses copyback caching of recently accessed data.
391 Copyback caching means that memory writes will be held in an on-chip
392 cache and only written back to memory some time later. Saying Y
393 here will force supervisor (kernel) accesses to use writethrough
394 caching. Writethrough caching means that data is written to memory
395 straight away, so that cache and memory data always agree.
396 Writethrough caching is less efficient, but is needed for some
397 drivers on 68060 based systems where the 68060 bus snooping signal
398 is hardwired on. The 53c710 SCSI driver is known to suffer from
399 this problem.
400
401config M68K_L2_CACHE
402 bool
403 depends on MAC
404 default y
405
406config NODES_SHIFT
407 int
408 default "3"
409 depends on !SINGLE_MEMORY_CHUNK
410
411config CPU_HAS_NO_BITFIELDS
412 bool
413
414config CPU_HAS_NO_MULDIV64
415 bool
416
417config CPU_HAS_NO_UNALIGNED
418 bool
419
420config CPU_HAS_ADDRESS_SPACES
421 bool
422
423config FPU
424 bool
425
426config COLDFIRE_SW_A7
427 bool
428
429config HAVE_CACHE_SPLIT
430 bool
431
432config HAVE_CACHE_CB
433 bool
434
435config HAVE_MBAR
436 bool
437
438config HAVE_IPSBAR
439 bool
440
441config CLOCK_FREQ
442 int "Set the core clock frequency"
443 default "25000000" if M5206
444 default "54000000" if M5206e
445 default "166666666" if M520x
446 default "140000000" if M5249
447 default "150000000" if M527x || M523x
448 default "90000000" if M5307
449 default "50000000" if M5407
450 default "266000000" if M54xx
451 default "66666666"
452 depends on COLDFIRE
453 help
454 Define the CPU clock frequency in use. This is the core clock
455 frequency, it may or may not be the same as the external clock
456 crystal fitted to your board. Some processors have an internal
457 PLL and can have their frequency programmed at run time, others
458 use internal dividers. In general the kernel won't setup a PLL
459 if it is fitted (there are some exceptions). This value will be
460 specific to the exact CPU that you are using.
461
462config OLDMASK
463 bool "Old mask 5307 (1H55J) silicon"
464 depends on M5307
465 help
466 Build support for the older revision ColdFire 5307 silicon.
467 Specifically this is the 1H55J mask revision.
468
469if HAVE_CACHE_SPLIT
470choice
471 prompt "Split Cache Configuration"
472 default CACHE_I
473
474config CACHE_I
475 bool "Instruction"
476 help
477 Use all of the ColdFire CPU cache memory as an instruction cache.
478
479config CACHE_D
480 bool "Data"
481 help
482 Use all of the ColdFire CPU cache memory as a data cache.
483
484config CACHE_BOTH
485 bool "Both"
486 help
487 Split the ColdFire CPU cache, and use half as an instruction cache
488 and half as a data cache.
489endchoice
490endif
491
492if HAVE_CACHE_CB
493choice
494 prompt "Data cache mode"
495 default CACHE_WRITETHRU
496
497config CACHE_WRITETHRU
498 bool "Write-through"
499 help
500 The ColdFire CPU cache is set into Write-through mode.
501
502config CACHE_COPYBACK
503 bool "Copy-back"
504 help
505 The ColdFire CPU cache is set into Copy-back mode.
506endchoice
507endif
508
1comment "Processor Type"
2
3choice
4 prompt "CPU family support"
5 default M68KCLASSIC if MMU
6 default COLDFIRE if !MMU
7 help
8 The Freescale (was Motorola) M68K family of processors implements
9 the full 68000 processor instruction set.
10 The Freescale ColdFire family of processors is a modern derivative
11 of the 68000 processor family. They are mainly targeted at embedded
12 applications, and are all System-On-Chip (SOC) devices, as opposed
13 to stand alone CPUs. They implement a subset of the original 68000
14 processor instruction set.
15 If you anticipate running this kernel on a computer with a classic
16 MC68xxx processor, select M68KCLASSIC.
17 If you anticipate running this kernel on a computer with a ColdFire
18 processor, select COLDFIRE.
19
20config M68KCLASSIC
21 bool "Classic M68K CPU family support"
22
23config COLDFIRE
24 bool "Coldfire CPU family support"
25 select ARCH_HAVE_CUSTOM_GPIO_H
26 select CPU_HAS_NO_BITFIELDS
27 select CPU_HAS_NO_MULDIV64
28 select GENERIC_CSUM
29 select GPIOLIB
30 select HAVE_CLK
31
32endchoice
33
34if M68KCLASSIC
35
36config M68000
37 bool "MC68000"
38 depends on !MMU
39 select CPU_HAS_NO_BITFIELDS
40 select CPU_HAS_NO_MULDIV64
41 select CPU_HAS_NO_UNALIGNED
42 select GENERIC_CSUM
43 select CPU_NO_EFFICIENT_FFS
44 select HAVE_ARCH_HASH
45 help
46 The Freescale (was Motorola) 68000 CPU is the first generation of
47 the well known M68K family of processors. The CPU core as well as
48 being available as a stand alone CPU was also used in many
49 System-On-Chip devices (eg 68328, 68302, etc). It does not contain
50 a paging MMU.
51
52config MCPU32
53 bool
54 select CPU_HAS_NO_BITFIELDS
55 select CPU_HAS_NO_UNALIGNED
56 select CPU_NO_EFFICIENT_FFS
57 help
58 The Freescale (was then Motorola) CPU32 is a CPU core that is
59 based on the 68020 processor. For the most part it is used in
60 System-On-Chip parts, and does not contain a paging MMU.
61
62config M68020
63 bool "68020 support"
64 depends on MMU
65 select FPU
66 select CPU_HAS_ADDRESS_SPACES
67 help
68 If you anticipate running this kernel on a computer with a MC68020
69 processor, say Y. Otherwise, say N. Note that the 68020 requires a
70 68851 MMU (Memory Management Unit) to run Linux/m68k, except on the
71 Sun 3, which provides its own version.
72
73config M68030
74 bool "68030 support"
75 depends on MMU && !MMU_SUN3
76 select FPU
77 select CPU_HAS_ADDRESS_SPACES
78 help
79 If you anticipate running this kernel on a computer with a MC68030
80 processor, say Y. Otherwise, say N. Note that a MC68EC030 will not
81 work, as it does not include an MMU (Memory Management Unit).
82
83config M68040
84 bool "68040 support"
85 depends on MMU && !MMU_SUN3
86 select FPU
87 select CPU_HAS_ADDRESS_SPACES
88 help
89 If you anticipate running this kernel on a computer with a MC68LC040
90 or MC68040 processor, say Y. Otherwise, say N. Note that an
91 MC68EC040 will not work, as it does not include an MMU (Memory
92 Management Unit).
93
94config M68060
95 bool "68060 support"
96 depends on MMU && !MMU_SUN3
97 select FPU
98 select CPU_HAS_ADDRESS_SPACES
99 help
100 If you anticipate running this kernel on a computer with a MC68060
101 processor, say Y. Otherwise, say N.
102
103config M68328
104 bool "MC68328"
105 depends on !MMU
106 select M68000
107 help
108 Motorola 68328 processor support.
109
110config M68EZ328
111 bool "MC68EZ328"
112 depends on !MMU
113 select M68000
114 help
115 Motorola 68EX328 processor support.
116
117config M68VZ328
118 bool "MC68VZ328"
119 depends on !MMU
120 select M68000
121 help
122 Motorola 68VZ328 processor support.
123
124endif # M68KCLASSIC
125
126if COLDFIRE
127
128choice
129 prompt "ColdFire SoC type"
130 default M520x
131 help
132 Select the type of ColdFire System-on-Chip (SoC) that you want
133 to build for.
134
135config M5206
136 bool "MCF5206"
137 depends on !MMU
138 select COLDFIRE_SW_A7
139 select HAVE_MBAR
140 select CPU_NO_EFFICIENT_FFS
141 help
142 Motorola ColdFire 5206 processor support.
143
144config M5206e
145 bool "MCF5206e"
146 depends on !MMU
147 select COLDFIRE_SW_A7
148 select HAVE_MBAR
149 select CPU_NO_EFFICIENT_FFS
150 help
151 Motorola ColdFire 5206e processor support.
152
153config M520x
154 bool "MCF520x"
155 depends on !MMU
156 select GENERIC_CLOCKEVENTS
157 select HAVE_CACHE_SPLIT
158 help
159 Freescale Coldfire 5207/5208 processor support.
160
161config M523x
162 bool "MCF523x"
163 depends on !MMU
164 select GENERIC_CLOCKEVENTS
165 select HAVE_CACHE_SPLIT
166 select HAVE_IPSBAR
167 help
168 Freescale Coldfire 5230/1/2/4/5 processor support
169
170config M5249
171 bool "MCF5249"
172 depends on !MMU
173 select COLDFIRE_SW_A7
174 select HAVE_MBAR
175 select CPU_NO_EFFICIENT_FFS
176 help
177 Motorola ColdFire 5249 processor support.
178
179config M525x
180 bool "MCF525x"
181 depends on !MMU
182 select COLDFIRE_SW_A7
183 select HAVE_MBAR
184 select CPU_NO_EFFICIENT_FFS
185 help
186 Freescale (Motorola) Coldfire 5251/5253 processor support.
187
188config M5271
189 bool "MCF5271"
190 depends on !MMU
191 select M527x
192 select HAVE_CACHE_SPLIT
193 select HAVE_IPSBAR
194 select GENERIC_CLOCKEVENTS
195 help
196 Freescale (Motorola) ColdFire 5270/5271 processor support.
197
198config M5272
199 bool "MCF5272"
200 depends on !MMU
201 select COLDFIRE_SW_A7
202 select HAVE_MBAR
203 select CPU_NO_EFFICIENT_FFS
204 help
205 Motorola ColdFire 5272 processor support.
206
207config M5275
208 bool "MCF5275"
209 depends on !MMU
210 select M527x
211 select HAVE_CACHE_SPLIT
212 select HAVE_IPSBAR
213 select GENERIC_CLOCKEVENTS
214 help
215 Freescale (Motorola) ColdFire 5274/5275 processor support.
216
217config M528x
218 bool "MCF528x"
219 depends on !MMU
220 select GENERIC_CLOCKEVENTS
221 select HAVE_CACHE_SPLIT
222 select HAVE_IPSBAR
223 help
224 Motorola ColdFire 5280/5282 processor support.
225
226config M5307
227 bool "MCF5307"
228 depends on !MMU
229 select COLDFIRE_SW_A7
230 select HAVE_CACHE_CB
231 select HAVE_MBAR
232 select CPU_NO_EFFICIENT_FFS
233 help
234 Motorola ColdFire 5307 processor support.
235
236config M532x
237 bool "MCF532x"
238 depends on !MMU
239 select M53xx
240 select HAVE_CACHE_CB
241 help
242 Freescale (Motorola) ColdFire 532x processor support.
243
244config M537x
245 bool "MCF537x"
246 depends on !MMU
247 select M53xx
248 select HAVE_CACHE_CB
249 help
250 Freescale ColdFire 537x processor support.
251
252config M5407
253 bool "MCF5407"
254 depends on !MMU
255 select COLDFIRE_SW_A7
256 select HAVE_CACHE_CB
257 select HAVE_MBAR
258 select CPU_NO_EFFICIENT_FFS
259 help
260 Motorola ColdFire 5407 processor support.
261
262config M547x
263 bool "MCF547x"
264 select M54xx
265 select MMU_COLDFIRE if MMU
266 select FPU if MMU
267 select HAVE_CACHE_CB
268 select HAVE_MBAR
269 select CPU_NO_EFFICIENT_FFS
270 help
271 Freescale ColdFire 5470/5471/5472/5473/5474/5475 processor support.
272
273config M548x
274 bool "MCF548x"
275 select MMU_COLDFIRE if MMU
276 select FPU if MMU
277 select M54xx
278 select HAVE_CACHE_CB
279 select HAVE_MBAR
280 select CPU_NO_EFFICIENT_FFS
281 help
282 Freescale ColdFire 5480/5481/5482/5483/5484/5485 processor support.
283
284config M5441x
285 bool "MCF5441x"
286 depends on !MMU
287 select GENERIC_CLOCKEVENTS
288 select HAVE_CACHE_CB
289 help
290 Freescale Coldfire 54410/54415/54416/54417/54418 processor support.
291
292endchoice
293
294config M527x
295 bool
296
297config M53xx
298 bool
299
300config M54xx
301 bool
302
303endif # COLDFIRE
304
305
306comment "Processor Specific Options"
307
308config M68KFPU_EMU
309 bool "Math emulation support"
310 depends on MMU
311 help
312 At some point in the future, this will cause floating-point math
313 instructions to be emulated by the kernel on machines that lack a
314 floating-point math coprocessor. Thrill-seekers and chronically
315 sleep-deprived psychotic hacker types can say Y now, everyone else
316 should probably wait a while.
317
318config M68KFPU_EMU_EXTRAPREC
319 bool "Math emulation extra precision"
320 depends on M68KFPU_EMU
321 help
322 The fpu uses normally a few bit more during calculations for
323 correct rounding, the emulator can (often) do the same but this
324 extra calculation can cost quite some time, so you can disable
325 it here. The emulator will then "only" calculate with a 64 bit
326 mantissa and round slightly incorrect, what is more than enough
327 for normal usage.
328
329config M68KFPU_EMU_ONLY
330 bool "Math emulation only kernel"
331 depends on M68KFPU_EMU
332 help
333 This option prevents any floating-point instructions from being
334 compiled into the kernel, thereby the kernel doesn't save any
335 floating point context anymore during task switches, so this
336 kernel will only be usable on machines without a floating-point
337 math coprocessor. This makes the kernel a bit faster as no tests
338 needs to be executed whether a floating-point instruction in the
339 kernel should be executed or not.
340
341config ADVANCED
342 bool "Advanced configuration options"
343 depends on MMU
344 ---help---
345 This gives you access to some advanced options for the CPU. The
346 defaults should be fine for most users, but these options may make
347 it possible for you to improve performance somewhat if you know what
348 you are doing.
349
350 Note that the answer to this question won't directly affect the
351 kernel: saying N will just cause the configurator to skip all
352 the questions about these options.
353
354 Most users should say N to this question.
355
356config RMW_INSNS
357 bool "Use read-modify-write instructions"
358 depends on ADVANCED
359 ---help---
360 This allows to use certain instructions that work with indivisible
361 read-modify-write bus cycles. While this is faster than the
362 workaround of disabling interrupts, it can conflict with DMA
363 ( = direct memory access) on many Amiga systems, and it is also said
364 to destabilize other machines. It is very likely that this will
365 cause serious problems on any Amiga or Atari Medusa if set. The only
366 configuration where it should work are 68030-based Ataris, where it
367 apparently improves performance. But you've been warned! Unless you
368 really know what you are doing, say N. Try Y only if you're quite
369 adventurous.
370
371config SINGLE_MEMORY_CHUNK
372 bool "Use one physical chunk of memory only" if ADVANCED && !SUN3
373 depends on MMU
374 default y if SUN3
375 select NEED_MULTIPLE_NODES
376 help
377 Ignore all but the first contiguous chunk of physical memory for VM
378 purposes. This will save a few bytes kernel size and may speed up
379 some operations. Say N if not sure.
380
381config ARCH_DISCONTIGMEM_ENABLE
382 def_bool MMU && !SINGLE_MEMORY_CHUNK
383
384config 060_WRITETHROUGH
385 bool "Use write-through caching for 68060 supervisor accesses"
386 depends on ADVANCED && M68060
387 ---help---
388 The 68060 generally uses copyback caching of recently accessed data.
389 Copyback caching means that memory writes will be held in an on-chip
390 cache and only written back to memory some time later. Saying Y
391 here will force supervisor (kernel) accesses to use writethrough
392 caching. Writethrough caching means that data is written to memory
393 straight away, so that cache and memory data always agree.
394 Writethrough caching is less efficient, but is needed for some
395 drivers on 68060 based systems where the 68060 bus snooping signal
396 is hardwired on. The 53c710 SCSI driver is known to suffer from
397 this problem.
398
399config M68K_L2_CACHE
400 bool
401 depends on MAC
402 default y
403
404config NODES_SHIFT
405 int
406 default "3"
407 depends on !SINGLE_MEMORY_CHUNK
408
409config CPU_HAS_NO_BITFIELDS
410 bool
411
412config CPU_HAS_NO_MULDIV64
413 bool
414
415config CPU_HAS_NO_UNALIGNED
416 bool
417
418config CPU_HAS_ADDRESS_SPACES
419 bool
420
421config FPU
422 bool
423
424config COLDFIRE_SW_A7
425 bool
426
427config HAVE_CACHE_SPLIT
428 bool
429
430config HAVE_CACHE_CB
431 bool
432
433config HAVE_MBAR
434 bool
435
436config HAVE_IPSBAR
437 bool
438
439config CLOCK_FREQ
440 int "Set the core clock frequency"
441 default "25000000" if M5206
442 default "54000000" if M5206e
443 default "166666666" if M520x
444 default "140000000" if M5249
445 default "150000000" if M527x || M523x
446 default "90000000" if M5307
447 default "50000000" if M5407
448 default "266000000" if M54xx
449 default "66666666"
450 depends on COLDFIRE
451 help
452 Define the CPU clock frequency in use. This is the core clock
453 frequency, it may or may not be the same as the external clock
454 crystal fitted to your board. Some processors have an internal
455 PLL and can have their frequency programmed at run time, others
456 use internal dividers. In general the kernel won't setup a PLL
457 if it is fitted (there are some exceptions). This value will be
458 specific to the exact CPU that you are using.
459
460config OLDMASK
461 bool "Old mask 5307 (1H55J) silicon"
462 depends on M5307
463 help
464 Build support for the older revision ColdFire 5307 silicon.
465 Specifically this is the 1H55J mask revision.
466
467if HAVE_CACHE_SPLIT
468choice
469 prompt "Split Cache Configuration"
470 default CACHE_I
471
472config CACHE_I
473 bool "Instruction"
474 help
475 Use all of the ColdFire CPU cache memory as an instruction cache.
476
477config CACHE_D
478 bool "Data"
479 help
480 Use all of the ColdFire CPU cache memory as a data cache.
481
482config CACHE_BOTH
483 bool "Both"
484 help
485 Split the ColdFire CPU cache, and use half as an instruction cache
486 and half as a data cache.
487endchoice
488endif
489
490if HAVE_CACHE_CB
491choice
492 prompt "Data cache mode"
493 default CACHE_WRITETHRU
494
495config CACHE_WRITETHRU
496 bool "Write-through"
497 help
498 The ColdFire CPU cache is set into Write-through mode.
499
500config CACHE_COPYBACK
501 bool "Copy-back"
502 help
503 The ColdFire CPU cache is set into Copy-back mode.
504endchoice
505endif
506