Loading...
1/* SPDX-License-Identifier: GPL-2.0 */
2#ifndef _ASM_FUTEX_H
3#define _ASM_FUTEX_H
4
5#include <linux/futex.h>
6#include <linux/uaccess.h>
7#include <asm/errno.h>
8
9#define __futex_atomic_op1(insn, ret, oldval, uaddr, oparg) \
10do { \
11 register unsigned long r8 __asm ("r8") = 0; \
12 __asm__ __volatile__( \
13 " mf;; \n" \
14 "[1:] " insn ";; \n" \
15 " .xdata4 \"__ex_table\", 1b-., 2f-. \n" \
16 "[2:]" \
17 : "+r" (r8), "=r" (oldval) \
18 : "r" (uaddr), "r" (oparg) \
19 : "memory"); \
20 ret = r8; \
21} while (0)
22
23#define __futex_atomic_op2(insn, ret, oldval, uaddr, oparg) \
24do { \
25 register unsigned long r8 __asm ("r8") = 0; \
26 int val, newval; \
27 do { \
28 __asm__ __volatile__( \
29 " mf;; \n" \
30 "[1:] ld4 %3=[%4];; \n" \
31 " mov %2=%3 \n" \
32 insn ";; \n" \
33 " mov ar.ccv=%2;; \n" \
34 "[2:] cmpxchg4.acq %1=[%4],%3,ar.ccv;; \n" \
35 " .xdata4 \"__ex_table\", 1b-., 3f-.\n" \
36 " .xdata4 \"__ex_table\", 2b-., 3f-.\n" \
37 "[3:]" \
38 : "+r" (r8), "=r" (val), "=&r" (oldval), \
39 "=&r" (newval) \
40 : "r" (uaddr), "r" (oparg) \
41 : "memory"); \
42 if (unlikely (r8)) \
43 break; \
44 } while (unlikely (val != oldval)); \
45 ret = r8; \
46} while (0)
47
48static inline int
49arch_futex_atomic_op_inuser(int op, int oparg, int *oval, u32 __user *uaddr)
50{
51 int oldval = 0, ret;
52
53 if (!access_ok(uaddr, sizeof(u32)))
54 return -EFAULT;
55
56 switch (op) {
57 case FUTEX_OP_SET:
58 __futex_atomic_op1("xchg4 %1=[%2],%3", ret, oldval, uaddr,
59 oparg);
60 break;
61 case FUTEX_OP_ADD:
62 __futex_atomic_op2("add %3=%3,%5", ret, oldval, uaddr, oparg);
63 break;
64 case FUTEX_OP_OR:
65 __futex_atomic_op2("or %3=%3,%5", ret, oldval, uaddr, oparg);
66 break;
67 case FUTEX_OP_ANDN:
68 __futex_atomic_op2("and %3=%3,%5", ret, oldval, uaddr,
69 ~oparg);
70 break;
71 case FUTEX_OP_XOR:
72 __futex_atomic_op2("xor %3=%3,%5", ret, oldval, uaddr, oparg);
73 break;
74 default:
75 ret = -ENOSYS;
76 }
77
78 if (!ret)
79 *oval = oldval;
80
81 return ret;
82}
83
84static inline int
85futex_atomic_cmpxchg_inatomic(u32 *uval, u32 __user *uaddr,
86 u32 oldval, u32 newval)
87{
88 if (!access_ok(uaddr, sizeof(u32)))
89 return -EFAULT;
90
91 {
92 register unsigned long r8 __asm ("r8") = 0;
93 unsigned long prev;
94 __asm__ __volatile__(
95 " mf;; \n"
96 " mov ar.ccv=%4;; \n"
97 "[1:] cmpxchg4.acq %1=[%2],%3,ar.ccv \n"
98 " .xdata4 \"__ex_table\", 1b-., 2f-. \n"
99 "[2:]"
100 : "+r" (r8), "=&r" (prev)
101 : "r" (uaddr), "r" (newval),
102 "rO" ((long) (unsigned) oldval)
103 : "memory");
104 *uval = prev;
105 return r8;
106 }
107}
108
109#endif /* _ASM_FUTEX_H */
1#ifndef _ASM_FUTEX_H
2#define _ASM_FUTEX_H
3
4#include <linux/futex.h>
5#include <linux/uaccess.h>
6#include <asm/errno.h>
7
8#define __futex_atomic_op1(insn, ret, oldval, uaddr, oparg) \
9do { \
10 register unsigned long r8 __asm ("r8") = 0; \
11 __asm__ __volatile__( \
12 " mf;; \n" \
13 "[1:] " insn ";; \n" \
14 " .xdata4 \"__ex_table\", 1b-., 2f-. \n" \
15 "[2:]" \
16 : "+r" (r8), "=r" (oldval) \
17 : "r" (uaddr), "r" (oparg) \
18 : "memory"); \
19 ret = r8; \
20} while (0)
21
22#define __futex_atomic_op2(insn, ret, oldval, uaddr, oparg) \
23do { \
24 register unsigned long r8 __asm ("r8") = 0; \
25 int val, newval; \
26 do { \
27 __asm__ __volatile__( \
28 " mf;; \n" \
29 "[1:] ld4 %3=[%4];; \n" \
30 " mov %2=%3 \n" \
31 insn ";; \n" \
32 " mov ar.ccv=%2;; \n" \
33 "[2:] cmpxchg4.acq %1=[%4],%3,ar.ccv;; \n" \
34 " .xdata4 \"__ex_table\", 1b-., 3f-.\n" \
35 " .xdata4 \"__ex_table\", 2b-., 3f-.\n" \
36 "[3:]" \
37 : "+r" (r8), "=r" (val), "=&r" (oldval), \
38 "=&r" (newval) \
39 : "r" (uaddr), "r" (oparg) \
40 : "memory"); \
41 if (unlikely (r8)) \
42 break; \
43 } while (unlikely (val != oldval)); \
44 ret = r8; \
45} while (0)
46
47static inline int
48futex_atomic_op_inuser (int encoded_op, u32 __user *uaddr)
49{
50 int op = (encoded_op >> 28) & 7;
51 int cmp = (encoded_op >> 24) & 15;
52 int oparg = (encoded_op << 8) >> 20;
53 int cmparg = (encoded_op << 20) >> 20;
54 int oldval = 0, ret;
55 if (encoded_op & (FUTEX_OP_OPARG_SHIFT << 28))
56 oparg = 1 << oparg;
57
58 if (! access_ok (VERIFY_WRITE, uaddr, sizeof(u32)))
59 return -EFAULT;
60
61 pagefault_disable();
62
63 switch (op) {
64 case FUTEX_OP_SET:
65 __futex_atomic_op1("xchg4 %1=[%2],%3", ret, oldval, uaddr,
66 oparg);
67 break;
68 case FUTEX_OP_ADD:
69 __futex_atomic_op2("add %3=%3,%5", ret, oldval, uaddr, oparg);
70 break;
71 case FUTEX_OP_OR:
72 __futex_atomic_op2("or %3=%3,%5", ret, oldval, uaddr, oparg);
73 break;
74 case FUTEX_OP_ANDN:
75 __futex_atomic_op2("and %3=%3,%5", ret, oldval, uaddr,
76 ~oparg);
77 break;
78 case FUTEX_OP_XOR:
79 __futex_atomic_op2("xor %3=%3,%5", ret, oldval, uaddr, oparg);
80 break;
81 default:
82 ret = -ENOSYS;
83 }
84
85 pagefault_enable();
86
87 if (!ret) {
88 switch (cmp) {
89 case FUTEX_OP_CMP_EQ: ret = (oldval == cmparg); break;
90 case FUTEX_OP_CMP_NE: ret = (oldval != cmparg); break;
91 case FUTEX_OP_CMP_LT: ret = (oldval < cmparg); break;
92 case FUTEX_OP_CMP_GE: ret = (oldval >= cmparg); break;
93 case FUTEX_OP_CMP_LE: ret = (oldval <= cmparg); break;
94 case FUTEX_OP_CMP_GT: ret = (oldval > cmparg); break;
95 default: ret = -ENOSYS;
96 }
97 }
98 return ret;
99}
100
101static inline int
102futex_atomic_cmpxchg_inatomic(u32 *uval, u32 __user *uaddr,
103 u32 oldval, u32 newval)
104{
105 if (!access_ok(VERIFY_WRITE, uaddr, sizeof(u32)))
106 return -EFAULT;
107
108 {
109 register unsigned long r8 __asm ("r8");
110 unsigned long prev;
111 __asm__ __volatile__(
112 " mf;; \n"
113 " mov %0=r0 \n"
114 " mov ar.ccv=%4;; \n"
115 "[1:] cmpxchg4.acq %1=[%2],%3,ar.ccv \n"
116 " .xdata4 \"__ex_table\", 1b-., 2f-. \n"
117 "[2:]"
118 : "=r" (r8), "=r" (prev)
119 : "r" (uaddr), "r" (newval),
120 "rO" ((long) (unsigned) oldval)
121 : "memory");
122 *uval = prev;
123 return r8;
124 }
125}
126
127#endif /* _ASM_FUTEX_H */