Loading...
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * ALPHAPROJECT AP-SH4A-3A Support.
4 *
5 * Copyright (C) 2010 ALPHAPROJECT Co.,Ltd.
6 * Copyright (C) 2008 Yoshihiro Shimoda
7 * Copyright (C) 2009 Paul Mundt
8 */
9#include <linux/init.h>
10#include <linux/platform_device.h>
11#include <linux/io.h>
12#include <linux/mtd/physmap.h>
13#include <linux/regulator/fixed.h>
14#include <linux/regulator/machine.h>
15#include <linux/smsc911x.h>
16#include <linux/irq.h>
17#include <linux/clk.h>
18#include <asm/machvec.h>
19#include <linux/sizes.h>
20#include <asm/clock.h>
21
22static struct mtd_partition nor_flash_partitions[] = {
23 {
24 .name = "loader",
25 .offset = 0x00000000,
26 .size = 512 * 1024,
27 },
28 {
29 .name = "bootenv",
30 .offset = MTDPART_OFS_APPEND,
31 .size = 512 * 1024,
32 },
33 {
34 .name = "kernel",
35 .offset = MTDPART_OFS_APPEND,
36 .size = 4 * 1024 * 1024,
37 },
38 {
39 .name = "data",
40 .offset = MTDPART_OFS_APPEND,
41 .size = MTDPART_SIZ_FULL,
42 },
43};
44
45static struct physmap_flash_data nor_flash_data = {
46 .width = 4,
47 .parts = nor_flash_partitions,
48 .nr_parts = ARRAY_SIZE(nor_flash_partitions),
49};
50
51static struct resource nor_flash_resources[] = {
52 [0] = {
53 .start = 0x00000000,
54 .end = 0x01000000 - 1,
55 .flags = IORESOURCE_MEM,
56 }
57};
58
59static struct platform_device nor_flash_device = {
60 .name = "physmap-flash",
61 .dev = {
62 .platform_data = &nor_flash_data,
63 },
64 .num_resources = ARRAY_SIZE(nor_flash_resources),
65 .resource = nor_flash_resources,
66};
67
68/* Dummy supplies, where voltage doesn't matter */
69static struct regulator_consumer_supply dummy_supplies[] = {
70 REGULATOR_SUPPLY("vddvario", "smsc911x"),
71 REGULATOR_SUPPLY("vdd33a", "smsc911x"),
72};
73
74static struct resource smsc911x_resources[] = {
75 [0] = {
76 .name = "smsc911x-memory",
77 .start = 0xA4000000,
78 .end = 0xA4000000 + SZ_256 - 1,
79 .flags = IORESOURCE_MEM,
80 },
81 [1] = {
82 .name = "smsc911x-irq",
83 .start = evt2irq(0x200),
84 .end = evt2irq(0x200),
85 .flags = IORESOURCE_IRQ,
86 },
87};
88
89static struct smsc911x_platform_config smsc911x_config = {
90 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
91 .irq_type = SMSC911X_IRQ_TYPE_OPEN_DRAIN,
92 .flags = SMSC911X_USE_16BIT,
93 .phy_interface = PHY_INTERFACE_MODE_MII,
94};
95
96static struct platform_device smsc911x_device = {
97 .name = "smsc911x",
98 .id = -1,
99 .num_resources = ARRAY_SIZE(smsc911x_resources),
100 .resource = smsc911x_resources,
101 .dev = {
102 .platform_data = &smsc911x_config,
103 },
104};
105
106static struct platform_device *apsh4a3a_devices[] __initdata = {
107 &nor_flash_device,
108 &smsc911x_device,
109};
110
111static int __init apsh4a3a_devices_setup(void)
112{
113 regulator_register_fixed(0, dummy_supplies, ARRAY_SIZE(dummy_supplies));
114
115 return platform_add_devices(apsh4a3a_devices,
116 ARRAY_SIZE(apsh4a3a_devices));
117}
118device_initcall(apsh4a3a_devices_setup);
119
120static int apsh4a3a_clk_init(void)
121{
122 struct clk *clk;
123 int ret;
124
125 clk = clk_get(NULL, "extal");
126 if (IS_ERR(clk))
127 return PTR_ERR(clk);
128 ret = clk_set_rate(clk, 33333000);
129 clk_put(clk);
130
131 return ret;
132}
133
134/* Initialize the board */
135static void __init apsh4a3a_setup(char **cmdline_p)
136{
137 printk(KERN_INFO "Alpha Project AP-SH4A-3A support:\n");
138}
139
140static void __init apsh4a3a_init_irq(void)
141{
142 plat_irq_setup_pins(IRQ_MODE_IRQ7654);
143}
144
145/* Return the board specific boot mode pin configuration */
146static int apsh4a3a_mode_pins(void)
147{
148 int value = 0;
149
150 /* These are the factory default settings of SW1 and SW2.
151 * If you change these dip switches then you will need to
152 * adjust the values below as well.
153 */
154 value &= ~MODE_PIN0; /* Clock Mode 16 */
155 value &= ~MODE_PIN1;
156 value &= ~MODE_PIN2;
157 value &= ~MODE_PIN3;
158 value |= MODE_PIN4;
159 value &= ~MODE_PIN5; /* 16-bit Area0 bus width */
160 value |= MODE_PIN6; /* Area 0 SRAM interface */
161 value |= MODE_PIN7;
162 value |= MODE_PIN8; /* Little Endian */
163 value |= MODE_PIN9; /* Master Mode */
164 value |= MODE_PIN10; /* Crystal resonator */
165 value |= MODE_PIN11; /* Display Unit */
166 value |= MODE_PIN12;
167 value &= ~MODE_PIN13; /* 29-bit address mode */
168 value |= MODE_PIN14; /* No PLL step-up */
169
170 return value;
171}
172
173/*
174 * The Machine Vector
175 */
176static struct sh_machine_vector mv_apsh4a3a __initmv = {
177 .mv_name = "AP-SH4A-3A",
178 .mv_setup = apsh4a3a_setup,
179 .mv_clk_init = apsh4a3a_clk_init,
180 .mv_init_irq = apsh4a3a_init_irq,
181 .mv_mode_pins = apsh4a3a_mode_pins,
182};
1/*
2 * ALPHAPROJECT AP-SH4A-3A Support.
3 *
4 * Copyright (C) 2010 ALPHAPROJECT Co.,Ltd.
5 * Copyright (C) 2008 Yoshihiro Shimoda
6 * Copyright (C) 2009 Paul Mundt
7 *
8 * This file is subject to the terms and conditions of the GNU General Public
9 * License. See the file "COPYING" in the main directory of this archive
10 * for more details.
11 */
12#include <linux/init.h>
13#include <linux/platform_device.h>
14#include <linux/io.h>
15#include <linux/mtd/physmap.h>
16#include <linux/smsc911x.h>
17#include <linux/irq.h>
18#include <linux/clk.h>
19#include <asm/machvec.h>
20#include <asm/sizes.h>
21#include <asm/clock.h>
22
23static struct mtd_partition nor_flash_partitions[] = {
24 {
25 .name = "loader",
26 .offset = 0x00000000,
27 .size = 512 * 1024,
28 },
29 {
30 .name = "bootenv",
31 .offset = MTDPART_OFS_APPEND,
32 .size = 512 * 1024,
33 },
34 {
35 .name = "kernel",
36 .offset = MTDPART_OFS_APPEND,
37 .size = 4 * 1024 * 1024,
38 },
39 {
40 .name = "data",
41 .offset = MTDPART_OFS_APPEND,
42 .size = MTDPART_SIZ_FULL,
43 },
44};
45
46static struct physmap_flash_data nor_flash_data = {
47 .width = 4,
48 .parts = nor_flash_partitions,
49 .nr_parts = ARRAY_SIZE(nor_flash_partitions),
50};
51
52static struct resource nor_flash_resources[] = {
53 [0] = {
54 .start = 0x00000000,
55 .end = 0x01000000 - 1,
56 .flags = IORESOURCE_MEM,
57 }
58};
59
60static struct platform_device nor_flash_device = {
61 .name = "physmap-flash",
62 .dev = {
63 .platform_data = &nor_flash_data,
64 },
65 .num_resources = ARRAY_SIZE(nor_flash_resources),
66 .resource = nor_flash_resources,
67};
68
69static struct resource smsc911x_resources[] = {
70 [0] = {
71 .name = "smsc911x-memory",
72 .start = 0xA4000000,
73 .end = 0xA4000000 + SZ_256 - 1,
74 .flags = IORESOURCE_MEM,
75 },
76 [1] = {
77 .name = "smsc911x-irq",
78 .start = evt2irq(0x200),
79 .end = evt2irq(0x200),
80 .flags = IORESOURCE_IRQ,
81 },
82};
83
84static struct smsc911x_platform_config smsc911x_config = {
85 .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
86 .irq_type = SMSC911X_IRQ_TYPE_OPEN_DRAIN,
87 .flags = SMSC911X_USE_16BIT,
88 .phy_interface = PHY_INTERFACE_MODE_MII,
89};
90
91static struct platform_device smsc911x_device = {
92 .name = "smsc911x",
93 .id = -1,
94 .num_resources = ARRAY_SIZE(smsc911x_resources),
95 .resource = smsc911x_resources,
96 .dev = {
97 .platform_data = &smsc911x_config,
98 },
99};
100
101static struct platform_device *apsh4a3a_devices[] __initdata = {
102 &nor_flash_device,
103 &smsc911x_device,
104};
105
106static int __init apsh4a3a_devices_setup(void)
107{
108 return platform_add_devices(apsh4a3a_devices,
109 ARRAY_SIZE(apsh4a3a_devices));
110}
111device_initcall(apsh4a3a_devices_setup);
112
113static int apsh4a3a_clk_init(void)
114{
115 struct clk *clk;
116 int ret;
117
118 clk = clk_get(NULL, "extal");
119 if (IS_ERR(clk))
120 return PTR_ERR(clk);
121 ret = clk_set_rate(clk, 33333000);
122 clk_put(clk);
123
124 return ret;
125}
126
127/* Initialize the board */
128static void __init apsh4a3a_setup(char **cmdline_p)
129{
130 printk(KERN_INFO "Alpha Project AP-SH4A-3A support:\n");
131}
132
133static void __init apsh4a3a_init_irq(void)
134{
135 plat_irq_setup_pins(IRQ_MODE_IRQ7654);
136}
137
138/* Return the board specific boot mode pin configuration */
139static int apsh4a3a_mode_pins(void)
140{
141 int value = 0;
142
143 /* These are the factory default settings of SW1 and SW2.
144 * If you change these dip switches then you will need to
145 * adjust the values below as well.
146 */
147 value &= ~MODE_PIN0; /* Clock Mode 16 */
148 value &= ~MODE_PIN1;
149 value &= ~MODE_PIN2;
150 value &= ~MODE_PIN3;
151 value |= MODE_PIN4;
152 value &= ~MODE_PIN5; /* 16-bit Area0 bus width */
153 value |= MODE_PIN6; /* Area 0 SRAM interface */
154 value |= MODE_PIN7;
155 value |= MODE_PIN8; /* Little Endian */
156 value |= MODE_PIN9; /* Master Mode */
157 value |= MODE_PIN10; /* Crystal resonator */
158 value |= MODE_PIN11; /* Display Unit */
159 value |= MODE_PIN12;
160 value &= ~MODE_PIN13; /* 29-bit address mode */
161 value |= MODE_PIN14; /* No PLL step-up */
162
163 return value;
164}
165
166/*
167 * The Machine Vector
168 */
169static struct sh_machine_vector mv_apsh4a3a __initmv = {
170 .mv_name = "AP-SH4A-3A",
171 .mv_setup = apsh4a3a_setup,
172 .mv_clk_init = apsh4a3a_clk_init,
173 .mv_init_irq = apsh4a3a_init_irq,
174 .mv_mode_pins = apsh4a3a_mode_pins,
175};