Loading...
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * OMAP2xxx/3xxx-common Power/Reset Management (PRM) register definitions
4 *
5 * Copyright (C) 2007-2009, 2011-2012 Texas Instruments, Inc.
6 * Copyright (C) 2008-2010 Nokia Corporation
7 * Paul Walmsley
8 *
9 * The PRM hardware modules on the OMAP2/3 are quite similar to each
10 * other. The PRM on OMAP4 has a new register layout, and is handled
11 * in a separate file.
12 */
13#ifndef __ARCH_ARM_MACH_OMAP2_PRM2XXX_3XXX_H
14#define __ARCH_ARM_MACH_OMAP2_PRM2XXX_3XXX_H
15
16#include "prcm-common.h"
17#include "prm.h"
18
19/*
20 * Module specific PRM register offsets from PRM_BASE + domain offset
21 *
22 * Use prm_{read,write}_mod_reg() with these registers.
23 *
24 * With a few exceptions, these are the register names beginning with
25 * {PM,RM}_* on both OMAP2/3 SoC families.. (The exceptions are the
26 * IRQSTATUS and IRQENABLE bits.)
27 */
28
29/* Register offsets appearing on both OMAP2 and OMAP3 */
30
31#define OMAP2_RM_RSTCTRL 0x0050
32#define OMAP2_RM_RSTTIME 0x0054
33#define OMAP2_RM_RSTST 0x0058
34#define OMAP2_PM_PWSTCTRL 0x00e0
35#define OMAP2_PM_PWSTST 0x00e4
36
37#define PM_WKEN 0x00a0
38#define PM_WKEN1 PM_WKEN
39#define PM_WKST 0x00b0
40#define PM_WKST1 PM_WKST
41#define PM_WKDEP 0x00c8
42#define PM_EVGENCTRL 0x00d4
43#define PM_EVGENONTIM 0x00d8
44#define PM_EVGENOFFTIM 0x00dc
45
46
47#ifndef __ASSEMBLER__
48
49#include <linux/io.h>
50#include "powerdomain.h"
51
52/* Power/reset management domain register get/set */
53static inline u32 omap2_prm_read_mod_reg(s16 module, u16 idx)
54{
55 return readl_relaxed(prm_base.va + module + idx);
56}
57
58static inline void omap2_prm_write_mod_reg(u32 val, s16 module, u16 idx)
59{
60 writel_relaxed(val, prm_base.va + module + idx);
61}
62
63/* Read-modify-write a register in a PRM module. Caller must lock */
64static inline u32 omap2_prm_rmw_mod_reg_bits(u32 mask, u32 bits, s16 module,
65 s16 idx)
66{
67 u32 v;
68
69 v = omap2_prm_read_mod_reg(module, idx);
70 v &= ~mask;
71 v |= bits;
72 omap2_prm_write_mod_reg(v, module, idx);
73
74 return v;
75}
76
77/* Read a PRM register, AND it, and shift the result down to bit 0 */
78static inline u32 omap2_prm_read_mod_bits_shift(s16 domain, s16 idx, u32 mask)
79{
80 u32 v;
81
82 v = omap2_prm_read_mod_reg(domain, idx);
83 v &= mask;
84 v >>= __ffs(mask);
85
86 return v;
87}
88
89static inline u32 omap2_prm_set_mod_reg_bits(u32 bits, s16 module, s16 idx)
90{
91 return omap2_prm_rmw_mod_reg_bits(bits, bits, module, idx);
92}
93
94static inline u32 omap2_prm_clear_mod_reg_bits(u32 bits, s16 module, s16 idx)
95{
96 return omap2_prm_rmw_mod_reg_bits(bits, 0x0, module, idx);
97}
98
99/* These omap2_ PRM functions apply to both OMAP2 and 3 */
100int omap2_prm_is_hardreset_asserted(u8 shift, u8 part, s16 prm_mod, u16 offset);
101int omap2_prm_assert_hardreset(u8 shift, u8 part, s16 prm_mod,
102 u16 offset);
103int omap2_prm_deassert_hardreset(u8 rst_shift, u8 st_shift, u8 part,
104 s16 prm_mod, u16 reset_offset,
105 u16 st_offset);
106
107extern int omap2_pwrdm_set_next_pwrst(struct powerdomain *pwrdm, u8 pwrst);
108extern int omap2_pwrdm_read_next_pwrst(struct powerdomain *pwrdm);
109extern int omap2_pwrdm_read_pwrst(struct powerdomain *pwrdm);
110extern int omap2_pwrdm_set_mem_onst(struct powerdomain *pwrdm, u8 bank,
111 u8 pwrst);
112extern int omap2_pwrdm_set_mem_retst(struct powerdomain *pwrdm, u8 bank,
113 u8 pwrst);
114extern int omap2_pwrdm_read_mem_pwrst(struct powerdomain *pwrdm, u8 bank);
115extern int omap2_pwrdm_read_mem_retst(struct powerdomain *pwrdm, u8 bank);
116extern int omap2_pwrdm_set_logic_retst(struct powerdomain *pwrdm, u8 pwrst);
117extern int omap2_pwrdm_wait_transition(struct powerdomain *pwrdm);
118
119extern int omap2_clkdm_add_wkdep(struct clockdomain *clkdm1,
120 struct clockdomain *clkdm2);
121extern int omap2_clkdm_del_wkdep(struct clockdomain *clkdm1,
122 struct clockdomain *clkdm2);
123extern int omap2_clkdm_read_wkdep(struct clockdomain *clkdm1,
124 struct clockdomain *clkdm2);
125extern int omap2_clkdm_clear_all_wkdeps(struct clockdomain *clkdm);
126
127#endif /* __ASSEMBLER */
128
129/*
130 * Bits common to specific registers
131 *
132 * The 3430 register and bit names are generally used,
133 * since they tend to make more sense
134 */
135
136/* PM_EVGENONTIM_MPU */
137/* Named PM_EVEGENONTIM_MPU on the 24XX */
138#define OMAP_ONTIMEVAL_SHIFT 0
139#define OMAP_ONTIMEVAL_MASK (0xffffffff << 0)
140
141/* PM_EVGENOFFTIM_MPU */
142/* Named PM_EVEGENOFFTIM_MPU on the 24XX */
143#define OMAP_OFFTIMEVAL_SHIFT 0
144#define OMAP_OFFTIMEVAL_MASK (0xffffffff << 0)
145
146/* PRM_CLKSETUP and PRCM_VOLTSETUP */
147/* Named PRCM_CLKSSETUP on the 24XX */
148#define OMAP_SETUP_TIME_SHIFT 0
149#define OMAP_SETUP_TIME_MASK (0xffff << 0)
150
151/* PRM_CLKSRC_CTRL */
152/* Named PRCM_CLKSRC_CTRL on the 24XX */
153#define OMAP_SYSCLKDIV_SHIFT 6
154#define OMAP_SYSCLKDIV_MASK (0x3 << 6)
155#define OMAP_SYSCLKDIV_WIDTH 2
156#define OMAP_AUTOEXTCLKMODE_SHIFT 3
157#define OMAP_AUTOEXTCLKMODE_MASK (0x3 << 3)
158#define OMAP_SYSCLKSEL_SHIFT 0
159#define OMAP_SYSCLKSEL_MASK (0x3 << 0)
160
161/* PM_EVGENCTRL_MPU */
162#define OMAP_OFFLOADMODE_SHIFT 3
163#define OMAP_OFFLOADMODE_MASK (0x3 << 3)
164#define OMAP_ONLOADMODE_SHIFT 1
165#define OMAP_ONLOADMODE_MASK (0x3 << 1)
166#define OMAP_ENABLE_MASK (1 << 0)
167
168/* PRM_RSTTIME */
169/* Named RM_RSTTIME_WKUP on the 24xx */
170#define OMAP_RSTTIME2_SHIFT 8
171#define OMAP_RSTTIME2_MASK (0x1f << 8)
172#define OMAP_RSTTIME1_SHIFT 0
173#define OMAP_RSTTIME1_MASK (0xff << 0)
174
175/* PRM_RSTCTRL */
176/* Named RM_RSTCTRL_WKUP on the 24xx */
177/* 2420 calls RST_DPLL3 'RST_DPLL' */
178#define OMAP_RST_DPLL3_MASK (1 << 2)
179#define OMAP_RST_GS_MASK (1 << 1)
180
181
182/*
183 * Bits common to module-shared registers
184 *
185 * Not all registers of a particular type support all of these bits -
186 * check TRM if you are unsure
187 */
188
189/*
190 * 24XX: RM_RSTST_MPU and RM_RSTST_DSP - on 24XX, 'COREDOMAINWKUP_RST' is
191 * called 'COREWKUP_RST'
192 *
193 * 3430: RM_RSTST_IVA2, RM_RSTST_MPU, RM_RSTST_GFX, RM_RSTST_DSS,
194 * RM_RSTST_CAM, RM_RSTST_PER, RM_RSTST_NEON
195 */
196#define OMAP_COREDOMAINWKUP_RST_MASK (1 << 3)
197
198/*
199 * 24XX: RM_RSTST_MPU, RM_RSTST_GFX, RM_RSTST_DSP
200 *
201 * 2430: RM_RSTST_MDM
202 *
203 * 3430: RM_RSTST_CORE, RM_RSTST_EMU
204 */
205#define OMAP_DOMAINWKUP_RST_MASK (1 << 2)
206
207/*
208 * 24XX: RM_RSTST_MPU, RM_RSTST_WKUP, RM_RSTST_DSP
209 * On 24XX, 'GLOBALWARM_RST' is called 'GLOBALWMPU_RST'.
210 *
211 * 2430: RM_RSTST_MDM
212 *
213 * 3430: RM_RSTST_CORE, RM_RSTST_EMU
214 */
215#define OMAP_GLOBALWARM_RST_SHIFT 1
216#define OMAP_GLOBALWARM_RST_MASK (1 << 1)
217#define OMAP_GLOBALCOLD_RST_SHIFT 0
218#define OMAP_GLOBALCOLD_RST_MASK (1 << 0)
219
220/*
221 * 24XX: PM_WKDEP_GFX, PM_WKDEP_MPU, PM_WKDEP_CORE, PM_WKDEP_DSP
222 * 2420 TRM sometimes uses "EN_WAKEUP" instead of "EN_WKUP"
223 *
224 * 2430: PM_WKDEP_MDM
225 *
226 * 3430: PM_WKDEP_IVA2, PM_WKDEP_GFX, PM_WKDEP_DSS, PM_WKDEP_CAM,
227 * PM_WKDEP_PER
228 */
229#define OMAP_EN_WKUP_SHIFT 4
230#define OMAP_EN_WKUP_MASK (1 << 4)
231
232/*
233 * 24XX: PM_PWSTCTRL_MPU, PM_PWSTCTRL_CORE, PM_PWSTCTRL_GFX,
234 * PM_PWSTCTRL_DSP
235 *
236 * 2430: PM_PWSTCTRL_MDM
237 *
238 * 3430: PM_PWSTCTRL_IVA2, PM_PWSTCTRL_CORE, PM_PWSTCTRL_GFX,
239 * PM_PWSTCTRL_DSS, PM_PWSTCTRL_CAM, PM_PWSTCTRL_PER,
240 * PM_PWSTCTRL_NEON
241 */
242#define OMAP_LOGICRETSTATE_MASK (1 << 2)
243
244
245#endif
1/*
2 * OMAP2/3 Power/Reset Management (PRM) register definitions
3 *
4 * Copyright (C) 2007-2009 Texas Instruments, Inc.
5 * Copyright (C) 2008-2010 Nokia Corporation
6 * Paul Walmsley
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 *
12 * The PRM hardware modules on the OMAP2/3 are quite similar to each
13 * other. The PRM on OMAP4 has a new register layout, and is handled
14 * in a separate file.
15 */
16#ifndef __ARCH_ARM_MACH_OMAP2_PRM2XXX_3XXX_H
17#define __ARCH_ARM_MACH_OMAP2_PRM2XXX_3XXX_H
18
19#include "prcm-common.h"
20#include "prm.h"
21
22#define OMAP2420_PRM_REGADDR(module, reg) \
23 OMAP2_L4_IO_ADDRESS(OMAP2420_PRM_BASE + (module) + (reg))
24#define OMAP2430_PRM_REGADDR(module, reg) \
25 OMAP2_L4_IO_ADDRESS(OMAP2430_PRM_BASE + (module) + (reg))
26#define OMAP34XX_PRM_REGADDR(module, reg) \
27 OMAP2_L4_IO_ADDRESS(OMAP3430_PRM_BASE + (module) + (reg))
28
29
30/*
31 * OMAP2-specific global PRM registers
32 * Use __raw_{read,write}l() with these registers.
33 *
34 * With a few exceptions, these are the register names beginning with
35 * PRCM_* on 24xx. (The exceptions are the IRQSTATUS and IRQENABLE
36 * bits.)
37 *
38 */
39
40#define OMAP2_PRCM_REVISION_OFFSET 0x0000
41#define OMAP2420_PRCM_REVISION OMAP2420_PRM_REGADDR(OCP_MOD, 0x0000)
42#define OMAP2_PRCM_SYSCONFIG_OFFSET 0x0010
43#define OMAP2420_PRCM_SYSCONFIG OMAP2420_PRM_REGADDR(OCP_MOD, 0x0010)
44
45#define OMAP2_PRCM_IRQSTATUS_MPU_OFFSET 0x0018
46#define OMAP2420_PRCM_IRQSTATUS_MPU OMAP2420_PRM_REGADDR(OCP_MOD, 0x0018)
47#define OMAP2_PRCM_IRQENABLE_MPU_OFFSET 0x001c
48#define OMAP2420_PRCM_IRQENABLE_MPU OMAP2420_PRM_REGADDR(OCP_MOD, 0x001c)
49
50#define OMAP2_PRCM_VOLTCTRL_OFFSET 0x0050
51#define OMAP2420_PRCM_VOLTCTRL OMAP2420_PRM_REGADDR(OCP_MOD, 0x0050)
52#define OMAP2_PRCM_VOLTST_OFFSET 0x0054
53#define OMAP2420_PRCM_VOLTST OMAP2420_PRM_REGADDR(OCP_MOD, 0x0054)
54#define OMAP2_PRCM_CLKSRC_CTRL_OFFSET 0x0060
55#define OMAP2420_PRCM_CLKSRC_CTRL OMAP2420_PRM_REGADDR(OCP_MOD, 0x0060)
56#define OMAP2_PRCM_CLKOUT_CTRL_OFFSET 0x0070
57#define OMAP2420_PRCM_CLKOUT_CTRL OMAP2420_PRM_REGADDR(OCP_MOD, 0x0070)
58#define OMAP2_PRCM_CLKEMUL_CTRL_OFFSET 0x0078
59#define OMAP2420_PRCM_CLKEMUL_CTRL OMAP2420_PRM_REGADDR(OCP_MOD, 0x0078)
60#define OMAP2_PRCM_CLKCFG_CTRL_OFFSET 0x0080
61#define OMAP2420_PRCM_CLKCFG_CTRL OMAP2420_PRM_REGADDR(OCP_MOD, 0x0080)
62#define OMAP2_PRCM_CLKCFG_STATUS_OFFSET 0x0084
63#define OMAP2420_PRCM_CLKCFG_STATUS OMAP2420_PRM_REGADDR(OCP_MOD, 0x0084)
64#define OMAP2_PRCM_VOLTSETUP_OFFSET 0x0090
65#define OMAP2420_PRCM_VOLTSETUP OMAP2420_PRM_REGADDR(OCP_MOD, 0x0090)
66#define OMAP2_PRCM_CLKSSETUP_OFFSET 0x0094
67#define OMAP2420_PRCM_CLKSSETUP OMAP2420_PRM_REGADDR(OCP_MOD, 0x0094)
68#define OMAP2_PRCM_POLCTRL_OFFSET 0x0098
69#define OMAP2420_PRCM_POLCTRL OMAP2420_PRM_REGADDR(OCP_MOD, 0x0098)
70
71#define OMAP2430_PRCM_REVISION OMAP2430_PRM_REGADDR(OCP_MOD, 0x0000)
72#define OMAP2430_PRCM_SYSCONFIG OMAP2430_PRM_REGADDR(OCP_MOD, 0x0010)
73
74#define OMAP2430_PRCM_IRQSTATUS_MPU OMAP2430_PRM_REGADDR(OCP_MOD, 0x0018)
75#define OMAP2430_PRCM_IRQENABLE_MPU OMAP2430_PRM_REGADDR(OCP_MOD, 0x001c)
76
77#define OMAP2430_PRCM_VOLTCTRL OMAP2430_PRM_REGADDR(OCP_MOD, 0x0050)
78#define OMAP2430_PRCM_VOLTST OMAP2430_PRM_REGADDR(OCP_MOD, 0x0054)
79#define OMAP2430_PRCM_CLKSRC_CTRL OMAP2430_PRM_REGADDR(OCP_MOD, 0x0060)
80#define OMAP2430_PRCM_CLKOUT_CTRL OMAP2430_PRM_REGADDR(OCP_MOD, 0x0070)
81#define OMAP2430_PRCM_CLKEMUL_CTRL OMAP2430_PRM_REGADDR(OCP_MOD, 0x0078)
82#define OMAP2430_PRCM_CLKCFG_CTRL OMAP2430_PRM_REGADDR(OCP_MOD, 0x0080)
83#define OMAP2430_PRCM_CLKCFG_STATUS OMAP2430_PRM_REGADDR(OCP_MOD, 0x0084)
84#define OMAP2430_PRCM_VOLTSETUP OMAP2430_PRM_REGADDR(OCP_MOD, 0x0090)
85#define OMAP2430_PRCM_CLKSSETUP OMAP2430_PRM_REGADDR(OCP_MOD, 0x0094)
86#define OMAP2430_PRCM_POLCTRL OMAP2430_PRM_REGADDR(OCP_MOD, 0x0098)
87
88/*
89 * OMAP3-specific global PRM registers
90 * Use __raw_{read,write}l() with these registers.
91 *
92 * With a few exceptions, these are the register names beginning with
93 * PRM_* on 34xx. (The exceptions are the IRQSTATUS and IRQENABLE
94 * bits.)
95 */
96
97#define OMAP3_PRM_REVISION_OFFSET 0x0004
98#define OMAP3430_PRM_REVISION OMAP34XX_PRM_REGADDR(OCP_MOD, 0x0004)
99#define OMAP3_PRM_SYSCONFIG_OFFSET 0x0014
100#define OMAP3430_PRM_SYSCONFIG OMAP34XX_PRM_REGADDR(OCP_MOD, 0x0014)
101
102#define OMAP3_PRM_IRQSTATUS_MPU_OFFSET 0x0018
103#define OMAP3430_PRM_IRQSTATUS_MPU OMAP34XX_PRM_REGADDR(OCP_MOD, 0x0018)
104#define OMAP3_PRM_IRQENABLE_MPU_OFFSET 0x001c
105#define OMAP3430_PRM_IRQENABLE_MPU OMAP34XX_PRM_REGADDR(OCP_MOD, 0x001c)
106
107
108#define OMAP3_PRM_VC_SMPS_SA_OFFSET 0x0020
109#define OMAP3430_PRM_VC_SMPS_SA OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x0020)
110#define OMAP3_PRM_VC_SMPS_VOL_RA_OFFSET 0x0024
111#define OMAP3430_PRM_VC_SMPS_VOL_RA OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x0024)
112#define OMAP3_PRM_VC_SMPS_CMD_RA_OFFSET 0x0028
113#define OMAP3430_PRM_VC_SMPS_CMD_RA OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x0028)
114#define OMAP3_PRM_VC_CMD_VAL_0_OFFSET 0x002c
115#define OMAP3430_PRM_VC_CMD_VAL_0 OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x002c)
116#define OMAP3_PRM_VC_CMD_VAL_1_OFFSET 0x0030
117#define OMAP3430_PRM_VC_CMD_VAL_1 OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x0030)
118#define OMAP3_PRM_VC_CH_CONF_OFFSET 0x0034
119#define OMAP3430_PRM_VC_CH_CONF OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x0034)
120#define OMAP3_PRM_VC_I2C_CFG_OFFSET 0x0038
121#define OMAP3430_PRM_VC_I2C_CFG OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x0038)
122#define OMAP3_PRM_VC_BYPASS_VAL_OFFSET 0x003c
123#define OMAP3430_PRM_VC_BYPASS_VAL OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x003c)
124#define OMAP3_PRM_RSTCTRL_OFFSET 0x0050
125#define OMAP3430_PRM_RSTCTRL OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x0050)
126#define OMAP3_PRM_RSTTIME_OFFSET 0x0054
127#define OMAP3430_PRM_RSTTIME OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x0054)
128#define OMAP3_PRM_RSTST_OFFSET 0x0058
129#define OMAP3430_PRM_RSTST OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x0058)
130#define OMAP3_PRM_VOLTCTRL_OFFSET 0x0060
131#define OMAP3430_PRM_VOLTCTRL OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x0060)
132#define OMAP3_PRM_SRAM_PCHARGE_OFFSET 0x0064
133#define OMAP3430_PRM_SRAM_PCHARGE OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x0064)
134#define OMAP3_PRM_CLKSRC_CTRL_OFFSET 0x0070
135#define OMAP3430_PRM_CLKSRC_CTRL OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x0070)
136#define OMAP3_PRM_VOLTSETUP1_OFFSET 0x0090
137#define OMAP3430_PRM_VOLTSETUP1 OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x0090)
138#define OMAP3_PRM_VOLTOFFSET_OFFSET 0x0094
139#define OMAP3430_PRM_VOLTOFFSET OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x0094)
140#define OMAP3_PRM_CLKSETUP_OFFSET 0x0098
141#define OMAP3430_PRM_CLKSETUP OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x0098)
142#define OMAP3_PRM_POLCTRL_OFFSET 0x009c
143#define OMAP3430_PRM_POLCTRL OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x009c)
144#define OMAP3_PRM_VOLTSETUP2_OFFSET 0x00a0
145#define OMAP3430_PRM_VOLTSETUP2 OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x00a0)
146#define OMAP3_PRM_VP1_CONFIG_OFFSET 0x00b0
147#define OMAP3430_PRM_VP1_CONFIG OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x00b0)
148#define OMAP3_PRM_VP1_VSTEPMIN_OFFSET 0x00b4
149#define OMAP3430_PRM_VP1_VSTEPMIN OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x00b4)
150#define OMAP3_PRM_VP1_VSTEPMAX_OFFSET 0x00b8
151#define OMAP3430_PRM_VP1_VSTEPMAX OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x00b8)
152#define OMAP3_PRM_VP1_VLIMITTO_OFFSET 0x00bc
153#define OMAP3430_PRM_VP1_VLIMITTO OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x00bc)
154#define OMAP3_PRM_VP1_VOLTAGE_OFFSET 0x00c0
155#define OMAP3430_PRM_VP1_VOLTAGE OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x00c0)
156#define OMAP3_PRM_VP1_STATUS_OFFSET 0x00c4
157#define OMAP3430_PRM_VP1_STATUS OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x00c4)
158#define OMAP3_PRM_VP2_CONFIG_OFFSET 0x00d0
159#define OMAP3430_PRM_VP2_CONFIG OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x00d0)
160#define OMAP3_PRM_VP2_VSTEPMIN_OFFSET 0x00d4
161#define OMAP3430_PRM_VP2_VSTEPMIN OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x00d4)
162#define OMAP3_PRM_VP2_VSTEPMAX_OFFSET 0x00d8
163#define OMAP3430_PRM_VP2_VSTEPMAX OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x00d8)
164#define OMAP3_PRM_VP2_VLIMITTO_OFFSET 0x00dc
165#define OMAP3430_PRM_VP2_VLIMITTO OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x00dc)
166#define OMAP3_PRM_VP2_VOLTAGE_OFFSET 0x00e0
167#define OMAP3430_PRM_VP2_VOLTAGE OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x00e0)
168#define OMAP3_PRM_VP2_STATUS_OFFSET 0x00e4
169#define OMAP3430_PRM_VP2_STATUS OMAP34XX_PRM_REGADDR(OMAP3430_GR_MOD, 0x00e4)
170
171#define OMAP3_PRM_CLKSEL_OFFSET 0x0040
172#define OMAP3430_PRM_CLKSEL OMAP34XX_PRM_REGADDR(OMAP3430_CCR_MOD, 0x0040)
173#define OMAP3_PRM_CLKOUT_CTRL_OFFSET 0x0070
174#define OMAP3430_PRM_CLKOUT_CTRL OMAP34XX_PRM_REGADDR(OMAP3430_CCR_MOD, 0x0070)
175
176/*
177 * Module specific PRM register offsets from PRM_BASE + domain offset
178 *
179 * Use prm_{read,write}_mod_reg() with these registers.
180 *
181 * With a few exceptions, these are the register names beginning with
182 * {PM,RM}_* on both OMAP2/3 SoC families.. (The exceptions are the
183 * IRQSTATUS and IRQENABLE bits.)
184 */
185
186/* Register offsets appearing on both OMAP2 and OMAP3 */
187
188#define OMAP2_RM_RSTCTRL 0x0050
189#define OMAP2_RM_RSTTIME 0x0054
190#define OMAP2_RM_RSTST 0x0058
191#define OMAP2_PM_PWSTCTRL 0x00e0
192#define OMAP2_PM_PWSTST 0x00e4
193
194#define PM_WKEN 0x00a0
195#define PM_WKEN1 PM_WKEN
196#define PM_WKST 0x00b0
197#define PM_WKST1 PM_WKST
198#define PM_WKDEP 0x00c8
199#define PM_EVGENCTRL 0x00d4
200#define PM_EVGENONTIM 0x00d8
201#define PM_EVGENOFFTIM 0x00dc
202
203/* OMAP2xxx specific register offsets */
204#define OMAP24XX_PM_WKEN2 0x00a4
205#define OMAP24XX_PM_WKST2 0x00b4
206
207#define OMAP24XX_PRCM_IRQSTATUS_DSP 0x00f0 /* IVA mod */
208#define OMAP24XX_PRCM_IRQENABLE_DSP 0x00f4 /* IVA mod */
209#define OMAP24XX_PRCM_IRQSTATUS_IVA 0x00f8
210#define OMAP24XX_PRCM_IRQENABLE_IVA 0x00fc
211
212/* OMAP3 specific register offsets */
213#define OMAP3430ES2_PM_WKEN3 0x00f0
214#define OMAP3430ES2_PM_WKST3 0x00b8
215
216#define OMAP3430_PM_MPUGRPSEL 0x00a4
217#define OMAP3430_PM_MPUGRPSEL1 OMAP3430_PM_MPUGRPSEL
218#define OMAP3430ES2_PM_MPUGRPSEL3 0x00f8
219
220#define OMAP3430_PM_IVAGRPSEL 0x00a8
221#define OMAP3430_PM_IVAGRPSEL1 OMAP3430_PM_IVAGRPSEL
222#define OMAP3430ES2_PM_IVAGRPSEL3 0x00f4
223
224#define OMAP3430_PM_PREPWSTST 0x00e8
225
226#define OMAP3430_PRM_IRQSTATUS_IVA2 0x00f8
227#define OMAP3430_PRM_IRQENABLE_IVA2 0x00fc
228
229
230#ifndef __ASSEMBLER__
231/*
232 * Stub omap2xxx/omap3xxx functions so that common files
233 * continue to build when custom builds are used
234 */
235#if defined(CONFIG_ARCH_OMAP4) && !(defined(CONFIG_ARCH_OMAP2) || \
236 defined(CONFIG_ARCH_OMAP3))
237static inline u32 omap2_prm_read_mod_reg(s16 module, u16 idx)
238{
239 WARN(1, "prm: omap2xxx/omap3xxx specific function and "
240 "not suppose to be used on omap4\n");
241 return 0;
242}
243static inline void omap2_prm_write_mod_reg(u32 val, s16 module, u16 idx)
244{
245 WARN(1, "prm: omap2xxx/omap3xxx specific function and "
246 "not suppose to be used on omap4\n");
247}
248static inline u32 omap2_prm_rmw_mod_reg_bits(u32 mask, u32 bits,
249 s16 module, s16 idx)
250{
251 WARN(1, "prm: omap2xxx/omap3xxx specific function and "
252 "not suppose to be used on omap4\n");
253 return 0;
254}
255static inline u32 omap2_prm_set_mod_reg_bits(u32 bits, s16 module, s16 idx)
256{
257 WARN(1, "prm: omap2xxx/omap3xxx specific function and "
258 "not suppose to be used on omap4\n");
259 return 0;
260}
261static inline u32 omap2_prm_clear_mod_reg_bits(u32 bits, s16 module, s16 idx)
262{
263 WARN(1, "prm: omap2xxx/omap3xxx specific function and "
264 "not suppose to be used on omap4\n");
265 return 0;
266}
267static inline u32 omap2_prm_read_mod_bits_shift(s16 domain, s16 idx, u32 mask)
268{
269 WARN(1, "prm: omap2xxx/omap3xxx specific function and "
270 "not suppose to be used on omap4\n");
271 return 0;
272}
273static inline int omap2_prm_is_hardreset_asserted(s16 prm_mod, u8 shift)
274{
275 WARN(1, "prm: omap2xxx/omap3xxx specific function and "
276 "not suppose to be used on omap4\n");
277 return 0;
278}
279static inline int omap2_prm_assert_hardreset(s16 prm_mod, u8 shift)
280{
281 WARN(1, "prm: omap2xxx/omap3xxx specific function and "
282 "not suppose to be used on omap4\n");
283 return 0;
284}
285static inline int omap2_prm_deassert_hardreset(s16 prm_mod, u8 rst_shift,
286 u8 st_shift)
287{
288 WARN(1, "prm: omap2xxx/omap3xxx specific function and "
289 "not suppose to be used on omap4\n");
290 return 0;
291}
292#else
293/* Power/reset management domain register get/set */
294extern u32 omap2_prm_read_mod_reg(s16 module, u16 idx);
295extern void omap2_prm_write_mod_reg(u32 val, s16 module, u16 idx);
296extern u32 omap2_prm_rmw_mod_reg_bits(u32 mask, u32 bits, s16 module, s16 idx);
297extern u32 omap2_prm_set_mod_reg_bits(u32 bits, s16 module, s16 idx);
298extern u32 omap2_prm_clear_mod_reg_bits(u32 bits, s16 module, s16 idx);
299extern u32 omap2_prm_read_mod_bits_shift(s16 domain, s16 idx, u32 mask);
300
301/* These omap2_ PRM functions apply to both OMAP2 and 3 */
302extern int omap2_prm_is_hardreset_asserted(s16 prm_mod, u8 shift);
303extern int omap2_prm_assert_hardreset(s16 prm_mod, u8 shift);
304extern int omap2_prm_deassert_hardreset(s16 prm_mod, u8 rst_shift, u8 st_shift);
305
306#endif /* CONFIG_ARCH_OMAP4 */
307#endif
308
309/*
310 * Bits common to specific registers
311 *
312 * The 3430 register and bit names are generally used,
313 * since they tend to make more sense
314 */
315
316/* PM_EVGENONTIM_MPU */
317/* Named PM_EVEGENONTIM_MPU on the 24XX */
318#define OMAP_ONTIMEVAL_SHIFT 0
319#define OMAP_ONTIMEVAL_MASK (0xffffffff << 0)
320
321/* PM_EVGENOFFTIM_MPU */
322/* Named PM_EVEGENOFFTIM_MPU on the 24XX */
323#define OMAP_OFFTIMEVAL_SHIFT 0
324#define OMAP_OFFTIMEVAL_MASK (0xffffffff << 0)
325
326/* PRM_CLKSETUP and PRCM_VOLTSETUP */
327/* Named PRCM_CLKSSETUP on the 24XX */
328#define OMAP_SETUP_TIME_SHIFT 0
329#define OMAP_SETUP_TIME_MASK (0xffff << 0)
330
331/* PRM_CLKSRC_CTRL */
332/* Named PRCM_CLKSRC_CTRL on the 24XX */
333#define OMAP_SYSCLKDIV_SHIFT 6
334#define OMAP_SYSCLKDIV_MASK (0x3 << 6)
335#define OMAP_AUTOEXTCLKMODE_SHIFT 3
336#define OMAP_AUTOEXTCLKMODE_MASK (0x3 << 3)
337#define OMAP_SYSCLKSEL_SHIFT 0
338#define OMAP_SYSCLKSEL_MASK (0x3 << 0)
339
340/* PM_EVGENCTRL_MPU */
341#define OMAP_OFFLOADMODE_SHIFT 3
342#define OMAP_OFFLOADMODE_MASK (0x3 << 3)
343#define OMAP_ONLOADMODE_SHIFT 1
344#define OMAP_ONLOADMODE_MASK (0x3 << 1)
345#define OMAP_ENABLE_MASK (1 << 0)
346
347/* PRM_RSTTIME */
348/* Named RM_RSTTIME_WKUP on the 24xx */
349#define OMAP_RSTTIME2_SHIFT 8
350#define OMAP_RSTTIME2_MASK (0x1f << 8)
351#define OMAP_RSTTIME1_SHIFT 0
352#define OMAP_RSTTIME1_MASK (0xff << 0)
353
354/* PRM_RSTCTRL */
355/* Named RM_RSTCTRL_WKUP on the 24xx */
356/* 2420 calls RST_DPLL3 'RST_DPLL' */
357#define OMAP_RST_DPLL3_MASK (1 << 2)
358#define OMAP_RST_GS_MASK (1 << 1)
359
360
361/*
362 * Bits common to module-shared registers
363 *
364 * Not all registers of a particular type support all of these bits -
365 * check TRM if you are unsure
366 */
367
368/*
369 * 24XX: RM_RSTST_MPU and RM_RSTST_DSP - on 24XX, 'COREDOMAINWKUP_RST' is
370 * called 'COREWKUP_RST'
371 *
372 * 3430: RM_RSTST_IVA2, RM_RSTST_MPU, RM_RSTST_GFX, RM_RSTST_DSS,
373 * RM_RSTST_CAM, RM_RSTST_PER, RM_RSTST_NEON
374 */
375#define OMAP_COREDOMAINWKUP_RST_MASK (1 << 3)
376
377/*
378 * 24XX: RM_RSTST_MPU, RM_RSTST_GFX, RM_RSTST_DSP
379 *
380 * 2430: RM_RSTST_MDM
381 *
382 * 3430: RM_RSTST_CORE, RM_RSTST_EMU
383 */
384#define OMAP_DOMAINWKUP_RST_MASK (1 << 2)
385
386/*
387 * 24XX: RM_RSTST_MPU, RM_RSTST_WKUP, RM_RSTST_DSP
388 * On 24XX, 'GLOBALWARM_RST' is called 'GLOBALWMPU_RST'.
389 *
390 * 2430: RM_RSTST_MDM
391 *
392 * 3430: RM_RSTST_CORE, RM_RSTST_EMU
393 */
394#define OMAP_GLOBALWARM_RST_MASK (1 << 1)
395#define OMAP_GLOBALCOLD_RST_MASK (1 << 0)
396
397/*
398 * 24XX: PM_WKDEP_GFX, PM_WKDEP_MPU, PM_WKDEP_CORE, PM_WKDEP_DSP
399 * 2420 TRM sometimes uses "EN_WAKEUP" instead of "EN_WKUP"
400 *
401 * 2430: PM_WKDEP_MDM
402 *
403 * 3430: PM_WKDEP_IVA2, PM_WKDEP_GFX, PM_WKDEP_DSS, PM_WKDEP_CAM,
404 * PM_WKDEP_PER
405 */
406#define OMAP_EN_WKUP_SHIFT 4
407#define OMAP_EN_WKUP_MASK (1 << 4)
408
409/*
410 * 24XX: PM_PWSTCTRL_MPU, PM_PWSTCTRL_CORE, PM_PWSTCTRL_GFX,
411 * PM_PWSTCTRL_DSP
412 *
413 * 2430: PM_PWSTCTRL_MDM
414 *
415 * 3430: PM_PWSTCTRL_IVA2, PM_PWSTCTRL_CORE, PM_PWSTCTRL_GFX,
416 * PM_PWSTCTRL_DSS, PM_PWSTCTRL_CAM, PM_PWSTCTRL_PER,
417 * PM_PWSTCTRL_NEON
418 */
419#define OMAP_LOGICRETSTATE_MASK (1 << 2)
420
421
422/*
423 * MAX_MODULE_HARDRESET_WAIT: Maximum microseconds to wait for an OMAP
424 * submodule to exit hardreset
425 */
426#define MAX_MODULE_HARDRESET_WAIT 10000
427
428
429#endif