Loading...
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright (C) 2013 NVIDIA Corporation
4 */
5
6#include <linux/clk.h>
7#include <linux/clk-provider.h>
8#include <linux/debugfs.h>
9#include <linux/gpio.h>
10#include <linux/io.h>
11#include <linux/module.h>
12#include <linux/of_device.h>
13#include <linux/platform_device.h>
14#include <linux/pm_runtime.h>
15#include <linux/regulator/consumer.h>
16#include <linux/reset.h>
17
18#include <soc/tegra/pmc.h>
19
20#include <drm/drm_atomic_helper.h>
21#include <drm/drm_debugfs.h>
22#include <drm/drm_dp_helper.h>
23#include <drm/drm_file.h>
24#include <drm/drm_panel.h>
25#include <drm/drm_scdc_helper.h>
26
27#include "dc.h"
28#include "drm.h"
29#include "hda.h"
30#include "sor.h"
31#include "trace.h"
32
33#define SOR_REKEY 0x38
34
35struct tegra_sor_hdmi_settings {
36 unsigned long frequency;
37
38 u8 vcocap;
39 u8 filter;
40 u8 ichpmp;
41 u8 loadadj;
42 u8 tmds_termadj;
43 u8 tx_pu_value;
44 u8 bg_temp_coef;
45 u8 bg_vref_level;
46 u8 avdd10_level;
47 u8 avdd14_level;
48 u8 sparepll;
49
50 u8 drive_current[4];
51 u8 preemphasis[4];
52};
53
54#if 1
55static const struct tegra_sor_hdmi_settings tegra210_sor_hdmi_defaults[] = {
56 {
57 .frequency = 54000000,
58 .vcocap = 0x0,
59 .filter = 0x0,
60 .ichpmp = 0x1,
61 .loadadj = 0x3,
62 .tmds_termadj = 0x9,
63 .tx_pu_value = 0x10,
64 .bg_temp_coef = 0x3,
65 .bg_vref_level = 0x8,
66 .avdd10_level = 0x4,
67 .avdd14_level = 0x4,
68 .sparepll = 0x0,
69 .drive_current = { 0x33, 0x3a, 0x3a, 0x3a },
70 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
71 }, {
72 .frequency = 75000000,
73 .vcocap = 0x3,
74 .filter = 0x0,
75 .ichpmp = 0x1,
76 .loadadj = 0x3,
77 .tmds_termadj = 0x9,
78 .tx_pu_value = 0x40,
79 .bg_temp_coef = 0x3,
80 .bg_vref_level = 0x8,
81 .avdd10_level = 0x4,
82 .avdd14_level = 0x4,
83 .sparepll = 0x0,
84 .drive_current = { 0x33, 0x3a, 0x3a, 0x3a },
85 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
86 }, {
87 .frequency = 150000000,
88 .vcocap = 0x3,
89 .filter = 0x0,
90 .ichpmp = 0x1,
91 .loadadj = 0x3,
92 .tmds_termadj = 0x9,
93 .tx_pu_value = 0x66,
94 .bg_temp_coef = 0x3,
95 .bg_vref_level = 0x8,
96 .avdd10_level = 0x4,
97 .avdd14_level = 0x4,
98 .sparepll = 0x0,
99 .drive_current = { 0x33, 0x3a, 0x3a, 0x3a },
100 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
101 }, {
102 .frequency = 300000000,
103 .vcocap = 0x3,
104 .filter = 0x0,
105 .ichpmp = 0x1,
106 .loadadj = 0x3,
107 .tmds_termadj = 0x9,
108 .tx_pu_value = 0x66,
109 .bg_temp_coef = 0x3,
110 .bg_vref_level = 0xa,
111 .avdd10_level = 0x4,
112 .avdd14_level = 0x4,
113 .sparepll = 0x0,
114 .drive_current = { 0x33, 0x3f, 0x3f, 0x3f },
115 .preemphasis = { 0x00, 0x17, 0x17, 0x17 },
116 }, {
117 .frequency = 600000000,
118 .vcocap = 0x3,
119 .filter = 0x0,
120 .ichpmp = 0x1,
121 .loadadj = 0x3,
122 .tmds_termadj = 0x9,
123 .tx_pu_value = 0x66,
124 .bg_temp_coef = 0x3,
125 .bg_vref_level = 0x8,
126 .avdd10_level = 0x4,
127 .avdd14_level = 0x4,
128 .sparepll = 0x0,
129 .drive_current = { 0x33, 0x3f, 0x3f, 0x3f },
130 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
131 },
132};
133#else
134static const struct tegra_sor_hdmi_settings tegra210_sor_hdmi_defaults[] = {
135 {
136 .frequency = 75000000,
137 .vcocap = 0x3,
138 .filter = 0x0,
139 .ichpmp = 0x1,
140 .loadadj = 0x3,
141 .tmds_termadj = 0x9,
142 .tx_pu_value = 0x40,
143 .bg_temp_coef = 0x3,
144 .bg_vref_level = 0x8,
145 .avdd10_level = 0x4,
146 .avdd14_level = 0x4,
147 .sparepll = 0x0,
148 .drive_current = { 0x29, 0x29, 0x29, 0x29 },
149 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
150 }, {
151 .frequency = 150000000,
152 .vcocap = 0x3,
153 .filter = 0x0,
154 .ichpmp = 0x1,
155 .loadadj = 0x3,
156 .tmds_termadj = 0x9,
157 .tx_pu_value = 0x66,
158 .bg_temp_coef = 0x3,
159 .bg_vref_level = 0x8,
160 .avdd10_level = 0x4,
161 .avdd14_level = 0x4,
162 .sparepll = 0x0,
163 .drive_current = { 0x30, 0x37, 0x37, 0x37 },
164 .preemphasis = { 0x01, 0x02, 0x02, 0x02 },
165 }, {
166 .frequency = 300000000,
167 .vcocap = 0x3,
168 .filter = 0x0,
169 .ichpmp = 0x6,
170 .loadadj = 0x3,
171 .tmds_termadj = 0x9,
172 .tx_pu_value = 0x66,
173 .bg_temp_coef = 0x3,
174 .bg_vref_level = 0xf,
175 .avdd10_level = 0x4,
176 .avdd14_level = 0x4,
177 .sparepll = 0x0,
178 .drive_current = { 0x30, 0x37, 0x37, 0x37 },
179 .preemphasis = { 0x10, 0x3e, 0x3e, 0x3e },
180 }, {
181 .frequency = 600000000,
182 .vcocap = 0x3,
183 .filter = 0x0,
184 .ichpmp = 0xa,
185 .loadadj = 0x3,
186 .tmds_termadj = 0xb,
187 .tx_pu_value = 0x66,
188 .bg_temp_coef = 0x3,
189 .bg_vref_level = 0xe,
190 .avdd10_level = 0x4,
191 .avdd14_level = 0x4,
192 .sparepll = 0x0,
193 .drive_current = { 0x35, 0x3e, 0x3e, 0x3e },
194 .preemphasis = { 0x02, 0x3f, 0x3f, 0x3f },
195 },
196};
197#endif
198
199static const struct tegra_sor_hdmi_settings tegra186_sor_hdmi_defaults[] = {
200 {
201 .frequency = 54000000,
202 .vcocap = 0,
203 .filter = 5,
204 .ichpmp = 5,
205 .loadadj = 3,
206 .tmds_termadj = 0xf,
207 .tx_pu_value = 0,
208 .bg_temp_coef = 3,
209 .bg_vref_level = 8,
210 .avdd10_level = 4,
211 .avdd14_level = 4,
212 .sparepll = 0x54,
213 .drive_current = { 0x3a, 0x3a, 0x3a, 0x33 },
214 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
215 }, {
216 .frequency = 75000000,
217 .vcocap = 1,
218 .filter = 5,
219 .ichpmp = 5,
220 .loadadj = 3,
221 .tmds_termadj = 0xf,
222 .tx_pu_value = 0,
223 .bg_temp_coef = 3,
224 .bg_vref_level = 8,
225 .avdd10_level = 4,
226 .avdd14_level = 4,
227 .sparepll = 0x44,
228 .drive_current = { 0x3a, 0x3a, 0x3a, 0x33 },
229 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
230 }, {
231 .frequency = 150000000,
232 .vcocap = 3,
233 .filter = 5,
234 .ichpmp = 5,
235 .loadadj = 3,
236 .tmds_termadj = 15,
237 .tx_pu_value = 0x66 /* 0 */,
238 .bg_temp_coef = 3,
239 .bg_vref_level = 8,
240 .avdd10_level = 4,
241 .avdd14_level = 4,
242 .sparepll = 0x00, /* 0x34 */
243 .drive_current = { 0x3a, 0x3a, 0x3a, 0x37 },
244 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
245 }, {
246 .frequency = 300000000,
247 .vcocap = 3,
248 .filter = 5,
249 .ichpmp = 5,
250 .loadadj = 3,
251 .tmds_termadj = 15,
252 .tx_pu_value = 64,
253 .bg_temp_coef = 3,
254 .bg_vref_level = 8,
255 .avdd10_level = 4,
256 .avdd14_level = 4,
257 .sparepll = 0x34,
258 .drive_current = { 0x3d, 0x3d, 0x3d, 0x33 },
259 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
260 }, {
261 .frequency = 600000000,
262 .vcocap = 3,
263 .filter = 5,
264 .ichpmp = 5,
265 .loadadj = 3,
266 .tmds_termadj = 12,
267 .tx_pu_value = 96,
268 .bg_temp_coef = 3,
269 .bg_vref_level = 8,
270 .avdd10_level = 4,
271 .avdd14_level = 4,
272 .sparepll = 0x34,
273 .drive_current = { 0x3d, 0x3d, 0x3d, 0x33 },
274 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
275 }
276};
277
278static const struct tegra_sor_hdmi_settings tegra194_sor_hdmi_defaults[] = {
279 {
280 .frequency = 54000000,
281 .vcocap = 0,
282 .filter = 5,
283 .ichpmp = 5,
284 .loadadj = 3,
285 .tmds_termadj = 0xf,
286 .tx_pu_value = 0,
287 .bg_temp_coef = 3,
288 .bg_vref_level = 8,
289 .avdd10_level = 4,
290 .avdd14_level = 4,
291 .sparepll = 0x54,
292 .drive_current = { 0x3a, 0x3a, 0x3a, 0x33 },
293 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
294 }, {
295 .frequency = 75000000,
296 .vcocap = 1,
297 .filter = 5,
298 .ichpmp = 5,
299 .loadadj = 3,
300 .tmds_termadj = 0xf,
301 .tx_pu_value = 0,
302 .bg_temp_coef = 3,
303 .bg_vref_level = 8,
304 .avdd10_level = 4,
305 .avdd14_level = 4,
306 .sparepll = 0x44,
307 .drive_current = { 0x3a, 0x3a, 0x3a, 0x33 },
308 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
309 }, {
310 .frequency = 150000000,
311 .vcocap = 3,
312 .filter = 5,
313 .ichpmp = 5,
314 .loadadj = 3,
315 .tmds_termadj = 15,
316 .tx_pu_value = 0x66 /* 0 */,
317 .bg_temp_coef = 3,
318 .bg_vref_level = 8,
319 .avdd10_level = 4,
320 .avdd14_level = 4,
321 .sparepll = 0x00, /* 0x34 */
322 .drive_current = { 0x3a, 0x3a, 0x3a, 0x37 },
323 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
324 }, {
325 .frequency = 300000000,
326 .vcocap = 3,
327 .filter = 5,
328 .ichpmp = 5,
329 .loadadj = 3,
330 .tmds_termadj = 15,
331 .tx_pu_value = 64,
332 .bg_temp_coef = 3,
333 .bg_vref_level = 8,
334 .avdd10_level = 4,
335 .avdd14_level = 4,
336 .sparepll = 0x34,
337 .drive_current = { 0x3d, 0x3d, 0x3d, 0x33 },
338 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
339 }, {
340 .frequency = 600000000,
341 .vcocap = 3,
342 .filter = 5,
343 .ichpmp = 5,
344 .loadadj = 3,
345 .tmds_termadj = 12,
346 .tx_pu_value = 96,
347 .bg_temp_coef = 3,
348 .bg_vref_level = 8,
349 .avdd10_level = 4,
350 .avdd14_level = 4,
351 .sparepll = 0x34,
352 .drive_current = { 0x3d, 0x3d, 0x3d, 0x33 },
353 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
354 }
355};
356
357struct tegra_sor_regs {
358 unsigned int head_state0;
359 unsigned int head_state1;
360 unsigned int head_state2;
361 unsigned int head_state3;
362 unsigned int head_state4;
363 unsigned int head_state5;
364 unsigned int pll0;
365 unsigned int pll1;
366 unsigned int pll2;
367 unsigned int pll3;
368 unsigned int dp_padctl0;
369 unsigned int dp_padctl2;
370};
371
372struct tegra_sor_soc {
373 bool supports_edp;
374 bool supports_lvds;
375 bool supports_hdmi;
376 bool supports_dp;
377
378 const struct tegra_sor_regs *regs;
379 bool has_nvdisplay;
380
381 const struct tegra_sor_hdmi_settings *settings;
382 unsigned int num_settings;
383
384 const u8 *xbar_cfg;
385};
386
387struct tegra_sor;
388
389struct tegra_sor_ops {
390 const char *name;
391 int (*probe)(struct tegra_sor *sor);
392 int (*remove)(struct tegra_sor *sor);
393};
394
395struct tegra_sor {
396 struct host1x_client client;
397 struct tegra_output output;
398 struct device *dev;
399
400 const struct tegra_sor_soc *soc;
401 void __iomem *regs;
402 unsigned int index;
403 unsigned int irq;
404
405 struct reset_control *rst;
406 struct clk *clk_parent;
407 struct clk *clk_safe;
408 struct clk *clk_out;
409 struct clk *clk_pad;
410 struct clk *clk_dp;
411 struct clk *clk;
412
413 u8 xbar_cfg[5];
414
415 struct drm_dp_aux *aux;
416
417 struct drm_info_list *debugfs_files;
418
419 const struct tegra_sor_ops *ops;
420 enum tegra_io_pad pad;
421
422 /* for HDMI 2.0 */
423 struct tegra_sor_hdmi_settings *settings;
424 unsigned int num_settings;
425
426 struct regulator *avdd_io_supply;
427 struct regulator *vdd_pll_supply;
428 struct regulator *hdmi_supply;
429
430 struct delayed_work scdc;
431 bool scdc_enabled;
432
433 struct tegra_hda_format format;
434};
435
436struct tegra_sor_state {
437 struct drm_connector_state base;
438
439 unsigned int link_speed;
440 unsigned long pclk;
441 unsigned int bpc;
442};
443
444static inline struct tegra_sor_state *
445to_sor_state(struct drm_connector_state *state)
446{
447 return container_of(state, struct tegra_sor_state, base);
448}
449
450struct tegra_sor_config {
451 u32 bits_per_pixel;
452
453 u32 active_polarity;
454 u32 active_count;
455 u32 tu_size;
456 u32 active_frac;
457 u32 watermark;
458
459 u32 hblank_symbols;
460 u32 vblank_symbols;
461};
462
463static inline struct tegra_sor *
464host1x_client_to_sor(struct host1x_client *client)
465{
466 return container_of(client, struct tegra_sor, client);
467}
468
469static inline struct tegra_sor *to_sor(struct tegra_output *output)
470{
471 return container_of(output, struct tegra_sor, output);
472}
473
474static inline u32 tegra_sor_readl(struct tegra_sor *sor, unsigned int offset)
475{
476 u32 value = readl(sor->regs + (offset << 2));
477
478 trace_sor_readl(sor->dev, offset, value);
479
480 return value;
481}
482
483static inline void tegra_sor_writel(struct tegra_sor *sor, u32 value,
484 unsigned int offset)
485{
486 trace_sor_writel(sor->dev, offset, value);
487 writel(value, sor->regs + (offset << 2));
488}
489
490static int tegra_sor_set_parent_clock(struct tegra_sor *sor, struct clk *parent)
491{
492 int err;
493
494 clk_disable_unprepare(sor->clk);
495
496 err = clk_set_parent(sor->clk_out, parent);
497 if (err < 0)
498 return err;
499
500 err = clk_prepare_enable(sor->clk);
501 if (err < 0)
502 return err;
503
504 return 0;
505}
506
507struct tegra_clk_sor_pad {
508 struct clk_hw hw;
509 struct tegra_sor *sor;
510};
511
512static inline struct tegra_clk_sor_pad *to_pad(struct clk_hw *hw)
513{
514 return container_of(hw, struct tegra_clk_sor_pad, hw);
515}
516
517static const char * const tegra_clk_sor_pad_parents[] = {
518 "pll_d2_out0", "pll_dp"
519};
520
521static int tegra_clk_sor_pad_set_parent(struct clk_hw *hw, u8 index)
522{
523 struct tegra_clk_sor_pad *pad = to_pad(hw);
524 struct tegra_sor *sor = pad->sor;
525 u32 value;
526
527 value = tegra_sor_readl(sor, SOR_CLK_CNTRL);
528 value &= ~SOR_CLK_CNTRL_DP_CLK_SEL_MASK;
529
530 switch (index) {
531 case 0:
532 value |= SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_PCLK;
533 break;
534
535 case 1:
536 value |= SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_DPCLK;
537 break;
538 }
539
540 tegra_sor_writel(sor, value, SOR_CLK_CNTRL);
541
542 return 0;
543}
544
545static u8 tegra_clk_sor_pad_get_parent(struct clk_hw *hw)
546{
547 struct tegra_clk_sor_pad *pad = to_pad(hw);
548 struct tegra_sor *sor = pad->sor;
549 u8 parent = U8_MAX;
550 u32 value;
551
552 value = tegra_sor_readl(sor, SOR_CLK_CNTRL);
553
554 switch (value & SOR_CLK_CNTRL_DP_CLK_SEL_MASK) {
555 case SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_PCLK:
556 case SOR_CLK_CNTRL_DP_CLK_SEL_DIFF_PCLK:
557 parent = 0;
558 break;
559
560 case SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_DPCLK:
561 case SOR_CLK_CNTRL_DP_CLK_SEL_DIFF_DPCLK:
562 parent = 1;
563 break;
564 }
565
566 return parent;
567}
568
569static const struct clk_ops tegra_clk_sor_pad_ops = {
570 .set_parent = tegra_clk_sor_pad_set_parent,
571 .get_parent = tegra_clk_sor_pad_get_parent,
572};
573
574static struct clk *tegra_clk_sor_pad_register(struct tegra_sor *sor,
575 const char *name)
576{
577 struct tegra_clk_sor_pad *pad;
578 struct clk_init_data init;
579 struct clk *clk;
580
581 pad = devm_kzalloc(sor->dev, sizeof(*pad), GFP_KERNEL);
582 if (!pad)
583 return ERR_PTR(-ENOMEM);
584
585 pad->sor = sor;
586
587 init.name = name;
588 init.flags = 0;
589 init.parent_names = tegra_clk_sor_pad_parents;
590 init.num_parents = ARRAY_SIZE(tegra_clk_sor_pad_parents);
591 init.ops = &tegra_clk_sor_pad_ops;
592
593 pad->hw.init = &init;
594
595 clk = devm_clk_register(sor->dev, &pad->hw);
596
597 return clk;
598}
599
600static int tegra_sor_dp_train_fast(struct tegra_sor *sor,
601 struct drm_dp_link *link)
602{
603 unsigned int i;
604 u8 pattern;
605 u32 value;
606 int err;
607
608 /* setup lane parameters */
609 value = SOR_LANE_DRIVE_CURRENT_LANE3(0x40) |
610 SOR_LANE_DRIVE_CURRENT_LANE2(0x40) |
611 SOR_LANE_DRIVE_CURRENT_LANE1(0x40) |
612 SOR_LANE_DRIVE_CURRENT_LANE0(0x40);
613 tegra_sor_writel(sor, value, SOR_LANE_DRIVE_CURRENT0);
614
615 value = SOR_LANE_PREEMPHASIS_LANE3(0x0f) |
616 SOR_LANE_PREEMPHASIS_LANE2(0x0f) |
617 SOR_LANE_PREEMPHASIS_LANE1(0x0f) |
618 SOR_LANE_PREEMPHASIS_LANE0(0x0f);
619 tegra_sor_writel(sor, value, SOR_LANE_PREEMPHASIS0);
620
621 value = SOR_LANE_POSTCURSOR_LANE3(0x00) |
622 SOR_LANE_POSTCURSOR_LANE2(0x00) |
623 SOR_LANE_POSTCURSOR_LANE1(0x00) |
624 SOR_LANE_POSTCURSOR_LANE0(0x00);
625 tegra_sor_writel(sor, value, SOR_LANE_POSTCURSOR0);
626
627 /* disable LVDS mode */
628 tegra_sor_writel(sor, 0, SOR_LVDS);
629
630 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
631 value |= SOR_DP_PADCTL_TX_PU_ENABLE;
632 value &= ~SOR_DP_PADCTL_TX_PU_MASK;
633 value |= SOR_DP_PADCTL_TX_PU(2); /* XXX: don't hardcode? */
634 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
635
636 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
637 value |= SOR_DP_PADCTL_CM_TXD_3 | SOR_DP_PADCTL_CM_TXD_2 |
638 SOR_DP_PADCTL_CM_TXD_1 | SOR_DP_PADCTL_CM_TXD_0;
639 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
640
641 usleep_range(10, 100);
642
643 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
644 value &= ~(SOR_DP_PADCTL_CM_TXD_3 | SOR_DP_PADCTL_CM_TXD_2 |
645 SOR_DP_PADCTL_CM_TXD_1 | SOR_DP_PADCTL_CM_TXD_0);
646 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
647
648 err = drm_dp_aux_prepare(sor->aux, DP_SET_ANSI_8B10B);
649 if (err < 0)
650 return err;
651
652 for (i = 0, value = 0; i < link->num_lanes; i++) {
653 unsigned long lane = SOR_DP_TPG_CHANNEL_CODING |
654 SOR_DP_TPG_SCRAMBLER_NONE |
655 SOR_DP_TPG_PATTERN_TRAIN1;
656 value = (value << 8) | lane;
657 }
658
659 tegra_sor_writel(sor, value, SOR_DP_TPG);
660
661 pattern = DP_TRAINING_PATTERN_1;
662
663 err = drm_dp_aux_train(sor->aux, link, pattern);
664 if (err < 0)
665 return err;
666
667 value = tegra_sor_readl(sor, SOR_DP_SPARE0);
668 value |= SOR_DP_SPARE_SEQ_ENABLE;
669 value &= ~SOR_DP_SPARE_PANEL_INTERNAL;
670 value |= SOR_DP_SPARE_MACRO_SOR_CLK;
671 tegra_sor_writel(sor, value, SOR_DP_SPARE0);
672
673 for (i = 0, value = 0; i < link->num_lanes; i++) {
674 unsigned long lane = SOR_DP_TPG_CHANNEL_CODING |
675 SOR_DP_TPG_SCRAMBLER_NONE |
676 SOR_DP_TPG_PATTERN_TRAIN2;
677 value = (value << 8) | lane;
678 }
679
680 tegra_sor_writel(sor, value, SOR_DP_TPG);
681
682 pattern = DP_LINK_SCRAMBLING_DISABLE | DP_TRAINING_PATTERN_2;
683
684 err = drm_dp_aux_train(sor->aux, link, pattern);
685 if (err < 0)
686 return err;
687
688 for (i = 0, value = 0; i < link->num_lanes; i++) {
689 unsigned long lane = SOR_DP_TPG_CHANNEL_CODING |
690 SOR_DP_TPG_SCRAMBLER_GALIOS |
691 SOR_DP_TPG_PATTERN_NONE;
692 value = (value << 8) | lane;
693 }
694
695 tegra_sor_writel(sor, value, SOR_DP_TPG);
696
697 pattern = DP_TRAINING_PATTERN_DISABLE;
698
699 err = drm_dp_aux_train(sor->aux, link, pattern);
700 if (err < 0)
701 return err;
702
703 return 0;
704}
705
706static void tegra_sor_super_update(struct tegra_sor *sor)
707{
708 tegra_sor_writel(sor, 0, SOR_SUPER_STATE0);
709 tegra_sor_writel(sor, 1, SOR_SUPER_STATE0);
710 tegra_sor_writel(sor, 0, SOR_SUPER_STATE0);
711}
712
713static void tegra_sor_update(struct tegra_sor *sor)
714{
715 tegra_sor_writel(sor, 0, SOR_STATE0);
716 tegra_sor_writel(sor, 1, SOR_STATE0);
717 tegra_sor_writel(sor, 0, SOR_STATE0);
718}
719
720static int tegra_sor_setup_pwm(struct tegra_sor *sor, unsigned long timeout)
721{
722 u32 value;
723
724 value = tegra_sor_readl(sor, SOR_PWM_DIV);
725 value &= ~SOR_PWM_DIV_MASK;
726 value |= 0x400; /* period */
727 tegra_sor_writel(sor, value, SOR_PWM_DIV);
728
729 value = tegra_sor_readl(sor, SOR_PWM_CTL);
730 value &= ~SOR_PWM_CTL_DUTY_CYCLE_MASK;
731 value |= 0x400; /* duty cycle */
732 value &= ~SOR_PWM_CTL_CLK_SEL; /* clock source: PCLK */
733 value |= SOR_PWM_CTL_TRIGGER;
734 tegra_sor_writel(sor, value, SOR_PWM_CTL);
735
736 timeout = jiffies + msecs_to_jiffies(timeout);
737
738 while (time_before(jiffies, timeout)) {
739 value = tegra_sor_readl(sor, SOR_PWM_CTL);
740 if ((value & SOR_PWM_CTL_TRIGGER) == 0)
741 return 0;
742
743 usleep_range(25, 100);
744 }
745
746 return -ETIMEDOUT;
747}
748
749static int tegra_sor_attach(struct tegra_sor *sor)
750{
751 unsigned long value, timeout;
752
753 /* wake up in normal mode */
754 value = tegra_sor_readl(sor, SOR_SUPER_STATE1);
755 value |= SOR_SUPER_STATE_HEAD_MODE_AWAKE;
756 value |= SOR_SUPER_STATE_MODE_NORMAL;
757 tegra_sor_writel(sor, value, SOR_SUPER_STATE1);
758 tegra_sor_super_update(sor);
759
760 /* attach */
761 value = tegra_sor_readl(sor, SOR_SUPER_STATE1);
762 value |= SOR_SUPER_STATE_ATTACHED;
763 tegra_sor_writel(sor, value, SOR_SUPER_STATE1);
764 tegra_sor_super_update(sor);
765
766 timeout = jiffies + msecs_to_jiffies(250);
767
768 while (time_before(jiffies, timeout)) {
769 value = tegra_sor_readl(sor, SOR_TEST);
770 if ((value & SOR_TEST_ATTACHED) != 0)
771 return 0;
772
773 usleep_range(25, 100);
774 }
775
776 return -ETIMEDOUT;
777}
778
779static int tegra_sor_wakeup(struct tegra_sor *sor)
780{
781 unsigned long value, timeout;
782
783 timeout = jiffies + msecs_to_jiffies(250);
784
785 /* wait for head to wake up */
786 while (time_before(jiffies, timeout)) {
787 value = tegra_sor_readl(sor, SOR_TEST);
788 value &= SOR_TEST_HEAD_MODE_MASK;
789
790 if (value == SOR_TEST_HEAD_MODE_AWAKE)
791 return 0;
792
793 usleep_range(25, 100);
794 }
795
796 return -ETIMEDOUT;
797}
798
799static int tegra_sor_power_up(struct tegra_sor *sor, unsigned long timeout)
800{
801 u32 value;
802
803 value = tegra_sor_readl(sor, SOR_PWR);
804 value |= SOR_PWR_TRIGGER | SOR_PWR_NORMAL_STATE_PU;
805 tegra_sor_writel(sor, value, SOR_PWR);
806
807 timeout = jiffies + msecs_to_jiffies(timeout);
808
809 while (time_before(jiffies, timeout)) {
810 value = tegra_sor_readl(sor, SOR_PWR);
811 if ((value & SOR_PWR_TRIGGER) == 0)
812 return 0;
813
814 usleep_range(25, 100);
815 }
816
817 return -ETIMEDOUT;
818}
819
820struct tegra_sor_params {
821 /* number of link clocks per line */
822 unsigned int num_clocks;
823 /* ratio between input and output */
824 u64 ratio;
825 /* precision factor */
826 u64 precision;
827
828 unsigned int active_polarity;
829 unsigned int active_count;
830 unsigned int active_frac;
831 unsigned int tu_size;
832 unsigned int error;
833};
834
835static int tegra_sor_compute_params(struct tegra_sor *sor,
836 struct tegra_sor_params *params,
837 unsigned int tu_size)
838{
839 u64 active_sym, active_count, frac, approx;
840 u32 active_polarity, active_frac = 0;
841 const u64 f = params->precision;
842 s64 error;
843
844 active_sym = params->ratio * tu_size;
845 active_count = div_u64(active_sym, f) * f;
846 frac = active_sym - active_count;
847
848 /* fraction < 0.5 */
849 if (frac >= (f / 2)) {
850 active_polarity = 1;
851 frac = f - frac;
852 } else {
853 active_polarity = 0;
854 }
855
856 if (frac != 0) {
857 frac = div_u64(f * f, frac); /* 1/fraction */
858 if (frac <= (15 * f)) {
859 active_frac = div_u64(frac, f);
860
861 /* round up */
862 if (active_polarity)
863 active_frac++;
864 } else {
865 active_frac = active_polarity ? 1 : 15;
866 }
867 }
868
869 if (active_frac == 1)
870 active_polarity = 0;
871
872 if (active_polarity == 1) {
873 if (active_frac) {
874 approx = active_count + (active_frac * (f - 1)) * f;
875 approx = div_u64(approx, active_frac * f);
876 } else {
877 approx = active_count + f;
878 }
879 } else {
880 if (active_frac)
881 approx = active_count + div_u64(f, active_frac);
882 else
883 approx = active_count;
884 }
885
886 error = div_s64(active_sym - approx, tu_size);
887 error *= params->num_clocks;
888
889 if (error <= 0 && abs(error) < params->error) {
890 params->active_count = div_u64(active_count, f);
891 params->active_polarity = active_polarity;
892 params->active_frac = active_frac;
893 params->error = abs(error);
894 params->tu_size = tu_size;
895
896 if (error == 0)
897 return true;
898 }
899
900 return false;
901}
902
903static int tegra_sor_compute_config(struct tegra_sor *sor,
904 const struct drm_display_mode *mode,
905 struct tegra_sor_config *config,
906 struct drm_dp_link *link)
907{
908 const u64 f = 100000, link_rate = link->rate * 1000;
909 const u64 pclk = mode->clock * 1000;
910 u64 input, output, watermark, num;
911 struct tegra_sor_params params;
912 u32 num_syms_per_line;
913 unsigned int i;
914
915 if (!link_rate || !link->num_lanes || !pclk || !config->bits_per_pixel)
916 return -EINVAL;
917
918 output = link_rate * 8 * link->num_lanes;
919 input = pclk * config->bits_per_pixel;
920
921 if (input >= output)
922 return -ERANGE;
923
924 memset(¶ms, 0, sizeof(params));
925 params.ratio = div64_u64(input * f, output);
926 params.num_clocks = div_u64(link_rate * mode->hdisplay, pclk);
927 params.precision = f;
928 params.error = 64 * f;
929 params.tu_size = 64;
930
931 for (i = params.tu_size; i >= 32; i--)
932 if (tegra_sor_compute_params(sor, ¶ms, i))
933 break;
934
935 if (params.active_frac == 0) {
936 config->active_polarity = 0;
937 config->active_count = params.active_count;
938
939 if (!params.active_polarity)
940 config->active_count--;
941
942 config->tu_size = params.tu_size;
943 config->active_frac = 1;
944 } else {
945 config->active_polarity = params.active_polarity;
946 config->active_count = params.active_count;
947 config->active_frac = params.active_frac;
948 config->tu_size = params.tu_size;
949 }
950
951 dev_dbg(sor->dev,
952 "polarity: %d active count: %d tu size: %d active frac: %d\n",
953 config->active_polarity, config->active_count,
954 config->tu_size, config->active_frac);
955
956 watermark = params.ratio * config->tu_size * (f - params.ratio);
957 watermark = div_u64(watermark, f);
958
959 watermark = div_u64(watermark + params.error, f);
960 config->watermark = watermark + (config->bits_per_pixel / 8) + 2;
961 num_syms_per_line = (mode->hdisplay * config->bits_per_pixel) *
962 (link->num_lanes * 8);
963
964 if (config->watermark > 30) {
965 config->watermark = 30;
966 dev_err(sor->dev,
967 "unable to compute TU size, forcing watermark to %u\n",
968 config->watermark);
969 } else if (config->watermark > num_syms_per_line) {
970 config->watermark = num_syms_per_line;
971 dev_err(sor->dev, "watermark too high, forcing to %u\n",
972 config->watermark);
973 }
974
975 /* compute the number of symbols per horizontal blanking interval */
976 num = ((mode->htotal - mode->hdisplay) - 7) * link_rate;
977 config->hblank_symbols = div_u64(num, pclk);
978
979 if (link->capabilities & DP_LINK_CAP_ENHANCED_FRAMING)
980 config->hblank_symbols -= 3;
981
982 config->hblank_symbols -= 12 / link->num_lanes;
983
984 /* compute the number of symbols per vertical blanking interval */
985 num = (mode->hdisplay - 25) * link_rate;
986 config->vblank_symbols = div_u64(num, pclk);
987 config->vblank_symbols -= 36 / link->num_lanes + 4;
988
989 dev_dbg(sor->dev, "blank symbols: H:%u V:%u\n", config->hblank_symbols,
990 config->vblank_symbols);
991
992 return 0;
993}
994
995static void tegra_sor_apply_config(struct tegra_sor *sor,
996 const struct tegra_sor_config *config)
997{
998 u32 value;
999
1000 value = tegra_sor_readl(sor, SOR_DP_LINKCTL0);
1001 value &= ~SOR_DP_LINKCTL_TU_SIZE_MASK;
1002 value |= SOR_DP_LINKCTL_TU_SIZE(config->tu_size);
1003 tegra_sor_writel(sor, value, SOR_DP_LINKCTL0);
1004
1005 value = tegra_sor_readl(sor, SOR_DP_CONFIG0);
1006 value &= ~SOR_DP_CONFIG_WATERMARK_MASK;
1007 value |= SOR_DP_CONFIG_WATERMARK(config->watermark);
1008
1009 value &= ~SOR_DP_CONFIG_ACTIVE_SYM_COUNT_MASK;
1010 value |= SOR_DP_CONFIG_ACTIVE_SYM_COUNT(config->active_count);
1011
1012 value &= ~SOR_DP_CONFIG_ACTIVE_SYM_FRAC_MASK;
1013 value |= SOR_DP_CONFIG_ACTIVE_SYM_FRAC(config->active_frac);
1014
1015 if (config->active_polarity)
1016 value |= SOR_DP_CONFIG_ACTIVE_SYM_POLARITY;
1017 else
1018 value &= ~SOR_DP_CONFIG_ACTIVE_SYM_POLARITY;
1019
1020 value |= SOR_DP_CONFIG_ACTIVE_SYM_ENABLE;
1021 value |= SOR_DP_CONFIG_DISPARITY_NEGATIVE;
1022 tegra_sor_writel(sor, value, SOR_DP_CONFIG0);
1023
1024 value = tegra_sor_readl(sor, SOR_DP_AUDIO_HBLANK_SYMBOLS);
1025 value &= ~SOR_DP_AUDIO_HBLANK_SYMBOLS_MASK;
1026 value |= config->hblank_symbols & 0xffff;
1027 tegra_sor_writel(sor, value, SOR_DP_AUDIO_HBLANK_SYMBOLS);
1028
1029 value = tegra_sor_readl(sor, SOR_DP_AUDIO_VBLANK_SYMBOLS);
1030 value &= ~SOR_DP_AUDIO_VBLANK_SYMBOLS_MASK;
1031 value |= config->vblank_symbols & 0xffff;
1032 tegra_sor_writel(sor, value, SOR_DP_AUDIO_VBLANK_SYMBOLS);
1033}
1034
1035static void tegra_sor_mode_set(struct tegra_sor *sor,
1036 const struct drm_display_mode *mode,
1037 struct tegra_sor_state *state)
1038{
1039 struct tegra_dc *dc = to_tegra_dc(sor->output.encoder.crtc);
1040 unsigned int vbe, vse, hbe, hse, vbs, hbs;
1041 u32 value;
1042
1043 value = tegra_sor_readl(sor, SOR_STATE1);
1044 value &= ~SOR_STATE_ASY_PIXELDEPTH_MASK;
1045 value &= ~SOR_STATE_ASY_CRC_MODE_MASK;
1046 value &= ~SOR_STATE_ASY_OWNER_MASK;
1047
1048 value |= SOR_STATE_ASY_CRC_MODE_COMPLETE |
1049 SOR_STATE_ASY_OWNER(dc->pipe + 1);
1050
1051 if (mode->flags & DRM_MODE_FLAG_PHSYNC)
1052 value &= ~SOR_STATE_ASY_HSYNCPOL;
1053
1054 if (mode->flags & DRM_MODE_FLAG_NHSYNC)
1055 value |= SOR_STATE_ASY_HSYNCPOL;
1056
1057 if (mode->flags & DRM_MODE_FLAG_PVSYNC)
1058 value &= ~SOR_STATE_ASY_VSYNCPOL;
1059
1060 if (mode->flags & DRM_MODE_FLAG_NVSYNC)
1061 value |= SOR_STATE_ASY_VSYNCPOL;
1062
1063 switch (state->bpc) {
1064 case 16:
1065 value |= SOR_STATE_ASY_PIXELDEPTH_BPP_48_444;
1066 break;
1067
1068 case 12:
1069 value |= SOR_STATE_ASY_PIXELDEPTH_BPP_36_444;
1070 break;
1071
1072 case 10:
1073 value |= SOR_STATE_ASY_PIXELDEPTH_BPP_30_444;
1074 break;
1075
1076 case 8:
1077 value |= SOR_STATE_ASY_PIXELDEPTH_BPP_24_444;
1078 break;
1079
1080 case 6:
1081 value |= SOR_STATE_ASY_PIXELDEPTH_BPP_18_444;
1082 break;
1083
1084 default:
1085 value |= SOR_STATE_ASY_PIXELDEPTH_BPP_24_444;
1086 break;
1087 }
1088
1089 tegra_sor_writel(sor, value, SOR_STATE1);
1090
1091 /*
1092 * TODO: The video timing programming below doesn't seem to match the
1093 * register definitions.
1094 */
1095
1096 value = ((mode->vtotal & 0x7fff) << 16) | (mode->htotal & 0x7fff);
1097 tegra_sor_writel(sor, value, sor->soc->regs->head_state1 + dc->pipe);
1098
1099 /* sync end = sync width - 1 */
1100 vse = mode->vsync_end - mode->vsync_start - 1;
1101 hse = mode->hsync_end - mode->hsync_start - 1;
1102
1103 value = ((vse & 0x7fff) << 16) | (hse & 0x7fff);
1104 tegra_sor_writel(sor, value, sor->soc->regs->head_state2 + dc->pipe);
1105
1106 /* blank end = sync end + back porch */
1107 vbe = vse + (mode->vtotal - mode->vsync_end);
1108 hbe = hse + (mode->htotal - mode->hsync_end);
1109
1110 value = ((vbe & 0x7fff) << 16) | (hbe & 0x7fff);
1111 tegra_sor_writel(sor, value, sor->soc->regs->head_state3 + dc->pipe);
1112
1113 /* blank start = blank end + active */
1114 vbs = vbe + mode->vdisplay;
1115 hbs = hbe + mode->hdisplay;
1116
1117 value = ((vbs & 0x7fff) << 16) | (hbs & 0x7fff);
1118 tegra_sor_writel(sor, value, sor->soc->regs->head_state4 + dc->pipe);
1119
1120 /* XXX interlacing support */
1121 tegra_sor_writel(sor, 0x001, sor->soc->regs->head_state5 + dc->pipe);
1122}
1123
1124static int tegra_sor_detach(struct tegra_sor *sor)
1125{
1126 unsigned long value, timeout;
1127
1128 /* switch to safe mode */
1129 value = tegra_sor_readl(sor, SOR_SUPER_STATE1);
1130 value &= ~SOR_SUPER_STATE_MODE_NORMAL;
1131 tegra_sor_writel(sor, value, SOR_SUPER_STATE1);
1132 tegra_sor_super_update(sor);
1133
1134 timeout = jiffies + msecs_to_jiffies(250);
1135
1136 while (time_before(jiffies, timeout)) {
1137 value = tegra_sor_readl(sor, SOR_PWR);
1138 if (value & SOR_PWR_MODE_SAFE)
1139 break;
1140 }
1141
1142 if ((value & SOR_PWR_MODE_SAFE) == 0)
1143 return -ETIMEDOUT;
1144
1145 /* go to sleep */
1146 value = tegra_sor_readl(sor, SOR_SUPER_STATE1);
1147 value &= ~SOR_SUPER_STATE_HEAD_MODE_MASK;
1148 tegra_sor_writel(sor, value, SOR_SUPER_STATE1);
1149 tegra_sor_super_update(sor);
1150
1151 /* detach */
1152 value = tegra_sor_readl(sor, SOR_SUPER_STATE1);
1153 value &= ~SOR_SUPER_STATE_ATTACHED;
1154 tegra_sor_writel(sor, value, SOR_SUPER_STATE1);
1155 tegra_sor_super_update(sor);
1156
1157 timeout = jiffies + msecs_to_jiffies(250);
1158
1159 while (time_before(jiffies, timeout)) {
1160 value = tegra_sor_readl(sor, SOR_TEST);
1161 if ((value & SOR_TEST_ATTACHED) == 0)
1162 break;
1163
1164 usleep_range(25, 100);
1165 }
1166
1167 if ((value & SOR_TEST_ATTACHED) != 0)
1168 return -ETIMEDOUT;
1169
1170 return 0;
1171}
1172
1173static int tegra_sor_power_down(struct tegra_sor *sor)
1174{
1175 unsigned long value, timeout;
1176 int err;
1177
1178 value = tegra_sor_readl(sor, SOR_PWR);
1179 value &= ~SOR_PWR_NORMAL_STATE_PU;
1180 value |= SOR_PWR_TRIGGER;
1181 tegra_sor_writel(sor, value, SOR_PWR);
1182
1183 timeout = jiffies + msecs_to_jiffies(250);
1184
1185 while (time_before(jiffies, timeout)) {
1186 value = tegra_sor_readl(sor, SOR_PWR);
1187 if ((value & SOR_PWR_TRIGGER) == 0)
1188 return 0;
1189
1190 usleep_range(25, 100);
1191 }
1192
1193 if ((value & SOR_PWR_TRIGGER) != 0)
1194 return -ETIMEDOUT;
1195
1196 /* switch to safe parent clock */
1197 err = tegra_sor_set_parent_clock(sor, sor->clk_safe);
1198 if (err < 0) {
1199 dev_err(sor->dev, "failed to set safe parent clock: %d\n", err);
1200 return err;
1201 }
1202
1203 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
1204 value &= ~(SOR_DP_PADCTL_PD_TXD_3 | SOR_DP_PADCTL_PD_TXD_0 |
1205 SOR_DP_PADCTL_PD_TXD_1 | SOR_DP_PADCTL_PD_TXD_2);
1206 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
1207
1208 /* stop lane sequencer */
1209 value = SOR_LANE_SEQ_CTL_TRIGGER | SOR_LANE_SEQ_CTL_SEQUENCE_UP |
1210 SOR_LANE_SEQ_CTL_POWER_STATE_DOWN;
1211 tegra_sor_writel(sor, value, SOR_LANE_SEQ_CTL);
1212
1213 timeout = jiffies + msecs_to_jiffies(250);
1214
1215 while (time_before(jiffies, timeout)) {
1216 value = tegra_sor_readl(sor, SOR_LANE_SEQ_CTL);
1217 if ((value & SOR_LANE_SEQ_CTL_TRIGGER) == 0)
1218 break;
1219
1220 usleep_range(25, 100);
1221 }
1222
1223 if ((value & SOR_LANE_SEQ_CTL_TRIGGER) != 0)
1224 return -ETIMEDOUT;
1225
1226 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
1227 value |= SOR_PLL2_PORT_POWERDOWN;
1228 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
1229
1230 usleep_range(20, 100);
1231
1232 value = tegra_sor_readl(sor, sor->soc->regs->pll0);
1233 value |= SOR_PLL0_VCOPD | SOR_PLL0_PWR;
1234 tegra_sor_writel(sor, value, sor->soc->regs->pll0);
1235
1236 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
1237 value |= SOR_PLL2_SEQ_PLLCAPPD;
1238 value |= SOR_PLL2_SEQ_PLLCAPPD_ENFORCE;
1239 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
1240
1241 usleep_range(20, 100);
1242
1243 return 0;
1244}
1245
1246static int tegra_sor_crc_wait(struct tegra_sor *sor, unsigned long timeout)
1247{
1248 u32 value;
1249
1250 timeout = jiffies + msecs_to_jiffies(timeout);
1251
1252 while (time_before(jiffies, timeout)) {
1253 value = tegra_sor_readl(sor, SOR_CRCA);
1254 if (value & SOR_CRCA_VALID)
1255 return 0;
1256
1257 usleep_range(100, 200);
1258 }
1259
1260 return -ETIMEDOUT;
1261}
1262
1263static int tegra_sor_show_crc(struct seq_file *s, void *data)
1264{
1265 struct drm_info_node *node = s->private;
1266 struct tegra_sor *sor = node->info_ent->data;
1267 struct drm_crtc *crtc = sor->output.encoder.crtc;
1268 struct drm_device *drm = node->minor->dev;
1269 int err = 0;
1270 u32 value;
1271
1272 drm_modeset_lock_all(drm);
1273
1274 if (!crtc || !crtc->state->active) {
1275 err = -EBUSY;
1276 goto unlock;
1277 }
1278
1279 value = tegra_sor_readl(sor, SOR_STATE1);
1280 value &= ~SOR_STATE_ASY_CRC_MODE_MASK;
1281 tegra_sor_writel(sor, value, SOR_STATE1);
1282
1283 value = tegra_sor_readl(sor, SOR_CRC_CNTRL);
1284 value |= SOR_CRC_CNTRL_ENABLE;
1285 tegra_sor_writel(sor, value, SOR_CRC_CNTRL);
1286
1287 value = tegra_sor_readl(sor, SOR_TEST);
1288 value &= ~SOR_TEST_CRC_POST_SERIALIZE;
1289 tegra_sor_writel(sor, value, SOR_TEST);
1290
1291 err = tegra_sor_crc_wait(sor, 100);
1292 if (err < 0)
1293 goto unlock;
1294
1295 tegra_sor_writel(sor, SOR_CRCA_RESET, SOR_CRCA);
1296 value = tegra_sor_readl(sor, SOR_CRCB);
1297
1298 seq_printf(s, "%08x\n", value);
1299
1300unlock:
1301 drm_modeset_unlock_all(drm);
1302 return err;
1303}
1304
1305#define DEBUGFS_REG32(_name) { .name = #_name, .offset = _name }
1306
1307static const struct debugfs_reg32 tegra_sor_regs[] = {
1308 DEBUGFS_REG32(SOR_CTXSW),
1309 DEBUGFS_REG32(SOR_SUPER_STATE0),
1310 DEBUGFS_REG32(SOR_SUPER_STATE1),
1311 DEBUGFS_REG32(SOR_STATE0),
1312 DEBUGFS_REG32(SOR_STATE1),
1313 DEBUGFS_REG32(SOR_HEAD_STATE0(0)),
1314 DEBUGFS_REG32(SOR_HEAD_STATE0(1)),
1315 DEBUGFS_REG32(SOR_HEAD_STATE1(0)),
1316 DEBUGFS_REG32(SOR_HEAD_STATE1(1)),
1317 DEBUGFS_REG32(SOR_HEAD_STATE2(0)),
1318 DEBUGFS_REG32(SOR_HEAD_STATE2(1)),
1319 DEBUGFS_REG32(SOR_HEAD_STATE3(0)),
1320 DEBUGFS_REG32(SOR_HEAD_STATE3(1)),
1321 DEBUGFS_REG32(SOR_HEAD_STATE4(0)),
1322 DEBUGFS_REG32(SOR_HEAD_STATE4(1)),
1323 DEBUGFS_REG32(SOR_HEAD_STATE5(0)),
1324 DEBUGFS_REG32(SOR_HEAD_STATE5(1)),
1325 DEBUGFS_REG32(SOR_CRC_CNTRL),
1326 DEBUGFS_REG32(SOR_DP_DEBUG_MVID),
1327 DEBUGFS_REG32(SOR_CLK_CNTRL),
1328 DEBUGFS_REG32(SOR_CAP),
1329 DEBUGFS_REG32(SOR_PWR),
1330 DEBUGFS_REG32(SOR_TEST),
1331 DEBUGFS_REG32(SOR_PLL0),
1332 DEBUGFS_REG32(SOR_PLL1),
1333 DEBUGFS_REG32(SOR_PLL2),
1334 DEBUGFS_REG32(SOR_PLL3),
1335 DEBUGFS_REG32(SOR_CSTM),
1336 DEBUGFS_REG32(SOR_LVDS),
1337 DEBUGFS_REG32(SOR_CRCA),
1338 DEBUGFS_REG32(SOR_CRCB),
1339 DEBUGFS_REG32(SOR_BLANK),
1340 DEBUGFS_REG32(SOR_SEQ_CTL),
1341 DEBUGFS_REG32(SOR_LANE_SEQ_CTL),
1342 DEBUGFS_REG32(SOR_SEQ_INST(0)),
1343 DEBUGFS_REG32(SOR_SEQ_INST(1)),
1344 DEBUGFS_REG32(SOR_SEQ_INST(2)),
1345 DEBUGFS_REG32(SOR_SEQ_INST(3)),
1346 DEBUGFS_REG32(SOR_SEQ_INST(4)),
1347 DEBUGFS_REG32(SOR_SEQ_INST(5)),
1348 DEBUGFS_REG32(SOR_SEQ_INST(6)),
1349 DEBUGFS_REG32(SOR_SEQ_INST(7)),
1350 DEBUGFS_REG32(SOR_SEQ_INST(8)),
1351 DEBUGFS_REG32(SOR_SEQ_INST(9)),
1352 DEBUGFS_REG32(SOR_SEQ_INST(10)),
1353 DEBUGFS_REG32(SOR_SEQ_INST(11)),
1354 DEBUGFS_REG32(SOR_SEQ_INST(12)),
1355 DEBUGFS_REG32(SOR_SEQ_INST(13)),
1356 DEBUGFS_REG32(SOR_SEQ_INST(14)),
1357 DEBUGFS_REG32(SOR_SEQ_INST(15)),
1358 DEBUGFS_REG32(SOR_PWM_DIV),
1359 DEBUGFS_REG32(SOR_PWM_CTL),
1360 DEBUGFS_REG32(SOR_VCRC_A0),
1361 DEBUGFS_REG32(SOR_VCRC_A1),
1362 DEBUGFS_REG32(SOR_VCRC_B0),
1363 DEBUGFS_REG32(SOR_VCRC_B1),
1364 DEBUGFS_REG32(SOR_CCRC_A0),
1365 DEBUGFS_REG32(SOR_CCRC_A1),
1366 DEBUGFS_REG32(SOR_CCRC_B0),
1367 DEBUGFS_REG32(SOR_CCRC_B1),
1368 DEBUGFS_REG32(SOR_EDATA_A0),
1369 DEBUGFS_REG32(SOR_EDATA_A1),
1370 DEBUGFS_REG32(SOR_EDATA_B0),
1371 DEBUGFS_REG32(SOR_EDATA_B1),
1372 DEBUGFS_REG32(SOR_COUNT_A0),
1373 DEBUGFS_REG32(SOR_COUNT_A1),
1374 DEBUGFS_REG32(SOR_COUNT_B0),
1375 DEBUGFS_REG32(SOR_COUNT_B1),
1376 DEBUGFS_REG32(SOR_DEBUG_A0),
1377 DEBUGFS_REG32(SOR_DEBUG_A1),
1378 DEBUGFS_REG32(SOR_DEBUG_B0),
1379 DEBUGFS_REG32(SOR_DEBUG_B1),
1380 DEBUGFS_REG32(SOR_TRIG),
1381 DEBUGFS_REG32(SOR_MSCHECK),
1382 DEBUGFS_REG32(SOR_XBAR_CTRL),
1383 DEBUGFS_REG32(SOR_XBAR_POL),
1384 DEBUGFS_REG32(SOR_DP_LINKCTL0),
1385 DEBUGFS_REG32(SOR_DP_LINKCTL1),
1386 DEBUGFS_REG32(SOR_LANE_DRIVE_CURRENT0),
1387 DEBUGFS_REG32(SOR_LANE_DRIVE_CURRENT1),
1388 DEBUGFS_REG32(SOR_LANE4_DRIVE_CURRENT0),
1389 DEBUGFS_REG32(SOR_LANE4_DRIVE_CURRENT1),
1390 DEBUGFS_REG32(SOR_LANE_PREEMPHASIS0),
1391 DEBUGFS_REG32(SOR_LANE_PREEMPHASIS1),
1392 DEBUGFS_REG32(SOR_LANE4_PREEMPHASIS0),
1393 DEBUGFS_REG32(SOR_LANE4_PREEMPHASIS1),
1394 DEBUGFS_REG32(SOR_LANE_POSTCURSOR0),
1395 DEBUGFS_REG32(SOR_LANE_POSTCURSOR1),
1396 DEBUGFS_REG32(SOR_DP_CONFIG0),
1397 DEBUGFS_REG32(SOR_DP_CONFIG1),
1398 DEBUGFS_REG32(SOR_DP_MN0),
1399 DEBUGFS_REG32(SOR_DP_MN1),
1400 DEBUGFS_REG32(SOR_DP_PADCTL0),
1401 DEBUGFS_REG32(SOR_DP_PADCTL1),
1402 DEBUGFS_REG32(SOR_DP_PADCTL2),
1403 DEBUGFS_REG32(SOR_DP_DEBUG0),
1404 DEBUGFS_REG32(SOR_DP_DEBUG1),
1405 DEBUGFS_REG32(SOR_DP_SPARE0),
1406 DEBUGFS_REG32(SOR_DP_SPARE1),
1407 DEBUGFS_REG32(SOR_DP_AUDIO_CTRL),
1408 DEBUGFS_REG32(SOR_DP_AUDIO_HBLANK_SYMBOLS),
1409 DEBUGFS_REG32(SOR_DP_AUDIO_VBLANK_SYMBOLS),
1410 DEBUGFS_REG32(SOR_DP_GENERIC_INFOFRAME_HEADER),
1411 DEBUGFS_REG32(SOR_DP_GENERIC_INFOFRAME_SUBPACK0),
1412 DEBUGFS_REG32(SOR_DP_GENERIC_INFOFRAME_SUBPACK1),
1413 DEBUGFS_REG32(SOR_DP_GENERIC_INFOFRAME_SUBPACK2),
1414 DEBUGFS_REG32(SOR_DP_GENERIC_INFOFRAME_SUBPACK3),
1415 DEBUGFS_REG32(SOR_DP_GENERIC_INFOFRAME_SUBPACK4),
1416 DEBUGFS_REG32(SOR_DP_GENERIC_INFOFRAME_SUBPACK5),
1417 DEBUGFS_REG32(SOR_DP_GENERIC_INFOFRAME_SUBPACK6),
1418 DEBUGFS_REG32(SOR_DP_TPG),
1419 DEBUGFS_REG32(SOR_DP_TPG_CONFIG),
1420 DEBUGFS_REG32(SOR_DP_LQ_CSTM0),
1421 DEBUGFS_REG32(SOR_DP_LQ_CSTM1),
1422 DEBUGFS_REG32(SOR_DP_LQ_CSTM2),
1423};
1424
1425static int tegra_sor_show_regs(struct seq_file *s, void *data)
1426{
1427 struct drm_info_node *node = s->private;
1428 struct tegra_sor *sor = node->info_ent->data;
1429 struct drm_crtc *crtc = sor->output.encoder.crtc;
1430 struct drm_device *drm = node->minor->dev;
1431 unsigned int i;
1432 int err = 0;
1433
1434 drm_modeset_lock_all(drm);
1435
1436 if (!crtc || !crtc->state->active) {
1437 err = -EBUSY;
1438 goto unlock;
1439 }
1440
1441 for (i = 0; i < ARRAY_SIZE(tegra_sor_regs); i++) {
1442 unsigned int offset = tegra_sor_regs[i].offset;
1443
1444 seq_printf(s, "%-38s %#05x %08x\n", tegra_sor_regs[i].name,
1445 offset, tegra_sor_readl(sor, offset));
1446 }
1447
1448unlock:
1449 drm_modeset_unlock_all(drm);
1450 return err;
1451}
1452
1453static const struct drm_info_list debugfs_files[] = {
1454 { "crc", tegra_sor_show_crc, 0, NULL },
1455 { "regs", tegra_sor_show_regs, 0, NULL },
1456};
1457
1458static int tegra_sor_late_register(struct drm_connector *connector)
1459{
1460 struct tegra_output *output = connector_to_output(connector);
1461 unsigned int i, count = ARRAY_SIZE(debugfs_files);
1462 struct drm_minor *minor = connector->dev->primary;
1463 struct dentry *root = connector->debugfs_entry;
1464 struct tegra_sor *sor = to_sor(output);
1465 int err;
1466
1467 sor->debugfs_files = kmemdup(debugfs_files, sizeof(debugfs_files),
1468 GFP_KERNEL);
1469 if (!sor->debugfs_files)
1470 return -ENOMEM;
1471
1472 for (i = 0; i < count; i++)
1473 sor->debugfs_files[i].data = sor;
1474
1475 err = drm_debugfs_create_files(sor->debugfs_files, count, root, minor);
1476 if (err < 0)
1477 goto free;
1478
1479 return 0;
1480
1481free:
1482 kfree(sor->debugfs_files);
1483 sor->debugfs_files = NULL;
1484
1485 return err;
1486}
1487
1488static void tegra_sor_early_unregister(struct drm_connector *connector)
1489{
1490 struct tegra_output *output = connector_to_output(connector);
1491 unsigned int count = ARRAY_SIZE(debugfs_files);
1492 struct tegra_sor *sor = to_sor(output);
1493
1494 drm_debugfs_remove_files(sor->debugfs_files, count,
1495 connector->dev->primary);
1496 kfree(sor->debugfs_files);
1497 sor->debugfs_files = NULL;
1498}
1499
1500static void tegra_sor_connector_reset(struct drm_connector *connector)
1501{
1502 struct tegra_sor_state *state;
1503
1504 state = kzalloc(sizeof(*state), GFP_KERNEL);
1505 if (!state)
1506 return;
1507
1508 if (connector->state) {
1509 __drm_atomic_helper_connector_destroy_state(connector->state);
1510 kfree(connector->state);
1511 }
1512
1513 __drm_atomic_helper_connector_reset(connector, &state->base);
1514}
1515
1516static enum drm_connector_status
1517tegra_sor_connector_detect(struct drm_connector *connector, bool force)
1518{
1519 struct tegra_output *output = connector_to_output(connector);
1520 struct tegra_sor *sor = to_sor(output);
1521
1522 if (sor->aux)
1523 return drm_dp_aux_detect(sor->aux);
1524
1525 return tegra_output_connector_detect(connector, force);
1526}
1527
1528static struct drm_connector_state *
1529tegra_sor_connector_duplicate_state(struct drm_connector *connector)
1530{
1531 struct tegra_sor_state *state = to_sor_state(connector->state);
1532 struct tegra_sor_state *copy;
1533
1534 copy = kmemdup(state, sizeof(*state), GFP_KERNEL);
1535 if (!copy)
1536 return NULL;
1537
1538 __drm_atomic_helper_connector_duplicate_state(connector, ©->base);
1539
1540 return ©->base;
1541}
1542
1543static const struct drm_connector_funcs tegra_sor_connector_funcs = {
1544 .reset = tegra_sor_connector_reset,
1545 .detect = tegra_sor_connector_detect,
1546 .fill_modes = drm_helper_probe_single_connector_modes,
1547 .destroy = tegra_output_connector_destroy,
1548 .atomic_duplicate_state = tegra_sor_connector_duplicate_state,
1549 .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
1550 .late_register = tegra_sor_late_register,
1551 .early_unregister = tegra_sor_early_unregister,
1552};
1553
1554static int tegra_sor_connector_get_modes(struct drm_connector *connector)
1555{
1556 struct tegra_output *output = connector_to_output(connector);
1557 struct tegra_sor *sor = to_sor(output);
1558 int err;
1559
1560 if (sor->aux)
1561 drm_dp_aux_enable(sor->aux);
1562
1563 err = tegra_output_connector_get_modes(connector);
1564
1565 if (sor->aux)
1566 drm_dp_aux_disable(sor->aux);
1567
1568 return err;
1569}
1570
1571static enum drm_mode_status
1572tegra_sor_connector_mode_valid(struct drm_connector *connector,
1573 struct drm_display_mode *mode)
1574{
1575 return MODE_OK;
1576}
1577
1578static const struct drm_connector_helper_funcs tegra_sor_connector_helper_funcs = {
1579 .get_modes = tegra_sor_connector_get_modes,
1580 .mode_valid = tegra_sor_connector_mode_valid,
1581};
1582
1583static const struct drm_encoder_funcs tegra_sor_encoder_funcs = {
1584 .destroy = tegra_output_encoder_destroy,
1585};
1586
1587static void tegra_sor_edp_disable(struct drm_encoder *encoder)
1588{
1589 struct tegra_output *output = encoder_to_output(encoder);
1590 struct tegra_dc *dc = to_tegra_dc(encoder->crtc);
1591 struct tegra_sor *sor = to_sor(output);
1592 u32 value;
1593 int err;
1594
1595 if (output->panel)
1596 drm_panel_disable(output->panel);
1597
1598 err = tegra_sor_detach(sor);
1599 if (err < 0)
1600 dev_err(sor->dev, "failed to detach SOR: %d\n", err);
1601
1602 tegra_sor_writel(sor, 0, SOR_STATE1);
1603 tegra_sor_update(sor);
1604
1605 /*
1606 * The following accesses registers of the display controller, so make
1607 * sure it's only executed when the output is attached to one.
1608 */
1609 if (dc) {
1610 value = tegra_dc_readl(dc, DC_DISP_DISP_WIN_OPTIONS);
1611 value &= ~SOR_ENABLE(0);
1612 tegra_dc_writel(dc, value, DC_DISP_DISP_WIN_OPTIONS);
1613
1614 tegra_dc_commit(dc);
1615 }
1616
1617 err = tegra_sor_power_down(sor);
1618 if (err < 0)
1619 dev_err(sor->dev, "failed to power down SOR: %d\n", err);
1620
1621 if (sor->aux) {
1622 err = drm_dp_aux_disable(sor->aux);
1623 if (err < 0)
1624 dev_err(sor->dev, "failed to disable DP: %d\n", err);
1625 }
1626
1627 err = tegra_io_pad_power_disable(sor->pad);
1628 if (err < 0)
1629 dev_err(sor->dev, "failed to power off I/O pad: %d\n", err);
1630
1631 if (output->panel)
1632 drm_panel_unprepare(output->panel);
1633
1634 pm_runtime_put(sor->dev);
1635}
1636
1637#if 0
1638static int calc_h_ref_to_sync(const struct drm_display_mode *mode,
1639 unsigned int *value)
1640{
1641 unsigned int hfp, hsw, hbp, a = 0, b;
1642
1643 hfp = mode->hsync_start - mode->hdisplay;
1644 hsw = mode->hsync_end - mode->hsync_start;
1645 hbp = mode->htotal - mode->hsync_end;
1646
1647 pr_info("hfp: %u, hsw: %u, hbp: %u\n", hfp, hsw, hbp);
1648
1649 b = hfp - 1;
1650
1651 pr_info("a: %u, b: %u\n", a, b);
1652 pr_info("a + hsw + hbp = %u\n", a + hsw + hbp);
1653
1654 if (a + hsw + hbp <= 11) {
1655 a = 1 + 11 - hsw - hbp;
1656 pr_info("a: %u\n", a);
1657 }
1658
1659 if (a > b)
1660 return -EINVAL;
1661
1662 if (hsw < 1)
1663 return -EINVAL;
1664
1665 if (mode->hdisplay < 16)
1666 return -EINVAL;
1667
1668 if (value) {
1669 if (b > a && a % 2)
1670 *value = a + 1;
1671 else
1672 *value = a;
1673 }
1674
1675 return 0;
1676}
1677#endif
1678
1679static void tegra_sor_edp_enable(struct drm_encoder *encoder)
1680{
1681 struct drm_display_mode *mode = &encoder->crtc->state->adjusted_mode;
1682 struct tegra_output *output = encoder_to_output(encoder);
1683 struct tegra_dc *dc = to_tegra_dc(encoder->crtc);
1684 struct tegra_sor *sor = to_sor(output);
1685 struct tegra_sor_config config;
1686 struct tegra_sor_state *state;
1687 struct drm_dp_link link;
1688 u8 rate, lanes;
1689 unsigned int i;
1690 int err = 0;
1691 u32 value;
1692
1693 state = to_sor_state(output->connector.state);
1694
1695 pm_runtime_get_sync(sor->dev);
1696
1697 if (output->panel)
1698 drm_panel_prepare(output->panel);
1699
1700 err = drm_dp_aux_enable(sor->aux);
1701 if (err < 0)
1702 dev_err(sor->dev, "failed to enable DP: %d\n", err);
1703
1704 err = drm_dp_link_probe(sor->aux, &link);
1705 if (err < 0) {
1706 dev_err(sor->dev, "failed to probe eDP link: %d\n", err);
1707 return;
1708 }
1709
1710 /* switch to safe parent clock */
1711 err = tegra_sor_set_parent_clock(sor, sor->clk_safe);
1712 if (err < 0)
1713 dev_err(sor->dev, "failed to set safe parent clock: %d\n", err);
1714
1715 memset(&config, 0, sizeof(config));
1716 config.bits_per_pixel = state->bpc * 3;
1717
1718 err = tegra_sor_compute_config(sor, mode, &config, &link);
1719 if (err < 0)
1720 dev_err(sor->dev, "failed to compute configuration: %d\n", err);
1721
1722 value = tegra_sor_readl(sor, SOR_CLK_CNTRL);
1723 value &= ~SOR_CLK_CNTRL_DP_CLK_SEL_MASK;
1724 value |= SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_DPCLK;
1725 tegra_sor_writel(sor, value, SOR_CLK_CNTRL);
1726
1727 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
1728 value &= ~SOR_PLL2_BANDGAP_POWERDOWN;
1729 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
1730 usleep_range(20, 100);
1731
1732 value = tegra_sor_readl(sor, sor->soc->regs->pll3);
1733 value |= SOR_PLL3_PLL_VDD_MODE_3V3;
1734 tegra_sor_writel(sor, value, sor->soc->regs->pll3);
1735
1736 value = SOR_PLL0_ICHPMP(0xf) | SOR_PLL0_VCOCAP_RST |
1737 SOR_PLL0_PLLREG_LEVEL_V45 | SOR_PLL0_RESISTOR_EXT;
1738 tegra_sor_writel(sor, value, sor->soc->regs->pll0);
1739
1740 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
1741 value |= SOR_PLL2_SEQ_PLLCAPPD;
1742 value &= ~SOR_PLL2_SEQ_PLLCAPPD_ENFORCE;
1743 value |= SOR_PLL2_LVDS_ENABLE;
1744 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
1745
1746 value = SOR_PLL1_TERM_COMPOUT | SOR_PLL1_TMDS_TERM;
1747 tegra_sor_writel(sor, value, sor->soc->regs->pll1);
1748
1749 while (true) {
1750 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
1751 if ((value & SOR_PLL2_SEQ_PLLCAPPD_ENFORCE) == 0)
1752 break;
1753
1754 usleep_range(250, 1000);
1755 }
1756
1757 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
1758 value &= ~SOR_PLL2_POWERDOWN_OVERRIDE;
1759 value &= ~SOR_PLL2_PORT_POWERDOWN;
1760 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
1761
1762 /*
1763 * power up
1764 */
1765
1766 /* set safe link bandwidth (1.62 Gbps) */
1767 value = tegra_sor_readl(sor, SOR_CLK_CNTRL);
1768 value &= ~SOR_CLK_CNTRL_DP_LINK_SPEED_MASK;
1769 value |= SOR_CLK_CNTRL_DP_LINK_SPEED_G1_62;
1770 tegra_sor_writel(sor, value, SOR_CLK_CNTRL);
1771
1772 /* step 1 */
1773 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
1774 value |= SOR_PLL2_SEQ_PLLCAPPD_ENFORCE | SOR_PLL2_PORT_POWERDOWN |
1775 SOR_PLL2_BANDGAP_POWERDOWN;
1776 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
1777
1778 value = tegra_sor_readl(sor, sor->soc->regs->pll0);
1779 value |= SOR_PLL0_VCOPD | SOR_PLL0_PWR;
1780 tegra_sor_writel(sor, value, sor->soc->regs->pll0);
1781
1782 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
1783 value &= ~SOR_DP_PADCTL_PAD_CAL_PD;
1784 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
1785
1786 /* step 2 */
1787 err = tegra_io_pad_power_enable(sor->pad);
1788 if (err < 0)
1789 dev_err(sor->dev, "failed to power on I/O pad: %d\n", err);
1790
1791 usleep_range(5, 100);
1792
1793 /* step 3 */
1794 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
1795 value &= ~SOR_PLL2_BANDGAP_POWERDOWN;
1796 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
1797
1798 usleep_range(20, 100);
1799
1800 /* step 4 */
1801 value = tegra_sor_readl(sor, sor->soc->regs->pll0);
1802 value &= ~SOR_PLL0_VCOPD;
1803 value &= ~SOR_PLL0_PWR;
1804 tegra_sor_writel(sor, value, sor->soc->regs->pll0);
1805
1806 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
1807 value &= ~SOR_PLL2_SEQ_PLLCAPPD_ENFORCE;
1808 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
1809
1810 usleep_range(200, 1000);
1811
1812 /* step 5 */
1813 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
1814 value &= ~SOR_PLL2_PORT_POWERDOWN;
1815 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
1816
1817 /* XXX not in TRM */
1818 for (value = 0, i = 0; i < 5; i++)
1819 value |= SOR_XBAR_CTRL_LINK0_XSEL(i, sor->xbar_cfg[i]) |
1820 SOR_XBAR_CTRL_LINK1_XSEL(i, i);
1821
1822 tegra_sor_writel(sor, 0x00000000, SOR_XBAR_POL);
1823 tegra_sor_writel(sor, value, SOR_XBAR_CTRL);
1824
1825 /* switch to DP parent clock */
1826 err = tegra_sor_set_parent_clock(sor, sor->clk_dp);
1827 if (err < 0)
1828 dev_err(sor->dev, "failed to set parent clock: %d\n", err);
1829
1830 /* power DP lanes */
1831 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
1832
1833 if (link.num_lanes <= 2)
1834 value &= ~(SOR_DP_PADCTL_PD_TXD_3 | SOR_DP_PADCTL_PD_TXD_2);
1835 else
1836 value |= SOR_DP_PADCTL_PD_TXD_3 | SOR_DP_PADCTL_PD_TXD_2;
1837
1838 if (link.num_lanes <= 1)
1839 value &= ~SOR_DP_PADCTL_PD_TXD_1;
1840 else
1841 value |= SOR_DP_PADCTL_PD_TXD_1;
1842
1843 if (link.num_lanes == 0)
1844 value &= ~SOR_DP_PADCTL_PD_TXD_0;
1845 else
1846 value |= SOR_DP_PADCTL_PD_TXD_0;
1847
1848 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
1849
1850 value = tegra_sor_readl(sor, SOR_DP_LINKCTL0);
1851 value &= ~SOR_DP_LINKCTL_LANE_COUNT_MASK;
1852 value |= SOR_DP_LINKCTL_LANE_COUNT(link.num_lanes);
1853 tegra_sor_writel(sor, value, SOR_DP_LINKCTL0);
1854
1855 /* start lane sequencer */
1856 value = SOR_LANE_SEQ_CTL_TRIGGER | SOR_LANE_SEQ_CTL_SEQUENCE_DOWN |
1857 SOR_LANE_SEQ_CTL_POWER_STATE_UP;
1858 tegra_sor_writel(sor, value, SOR_LANE_SEQ_CTL);
1859
1860 while (true) {
1861 value = tegra_sor_readl(sor, SOR_LANE_SEQ_CTL);
1862 if ((value & SOR_LANE_SEQ_CTL_TRIGGER) == 0)
1863 break;
1864
1865 usleep_range(250, 1000);
1866 }
1867
1868 /* set link bandwidth */
1869 value = tegra_sor_readl(sor, SOR_CLK_CNTRL);
1870 value &= ~SOR_CLK_CNTRL_DP_LINK_SPEED_MASK;
1871 value |= drm_dp_link_rate_to_bw_code(link.rate) << 2;
1872 tegra_sor_writel(sor, value, SOR_CLK_CNTRL);
1873
1874 tegra_sor_apply_config(sor, &config);
1875
1876 /* enable link */
1877 value = tegra_sor_readl(sor, SOR_DP_LINKCTL0);
1878 value |= SOR_DP_LINKCTL_ENABLE;
1879 value |= SOR_DP_LINKCTL_ENHANCED_FRAME;
1880 tegra_sor_writel(sor, value, SOR_DP_LINKCTL0);
1881
1882 for (i = 0, value = 0; i < 4; i++) {
1883 unsigned long lane = SOR_DP_TPG_CHANNEL_CODING |
1884 SOR_DP_TPG_SCRAMBLER_GALIOS |
1885 SOR_DP_TPG_PATTERN_NONE;
1886 value = (value << 8) | lane;
1887 }
1888
1889 tegra_sor_writel(sor, value, SOR_DP_TPG);
1890
1891 /* enable pad calibration logic */
1892 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
1893 value |= SOR_DP_PADCTL_PAD_CAL_PD;
1894 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
1895
1896 err = drm_dp_link_probe(sor->aux, &link);
1897 if (err < 0)
1898 dev_err(sor->dev, "failed to probe eDP link: %d\n", err);
1899
1900 err = drm_dp_link_power_up(sor->aux, &link);
1901 if (err < 0)
1902 dev_err(sor->dev, "failed to power up eDP link: %d\n", err);
1903
1904 err = drm_dp_link_configure(sor->aux, &link);
1905 if (err < 0)
1906 dev_err(sor->dev, "failed to configure eDP link: %d\n", err);
1907
1908 rate = drm_dp_link_rate_to_bw_code(link.rate);
1909 lanes = link.num_lanes;
1910
1911 value = tegra_sor_readl(sor, SOR_CLK_CNTRL);
1912 value &= ~SOR_CLK_CNTRL_DP_LINK_SPEED_MASK;
1913 value |= SOR_CLK_CNTRL_DP_LINK_SPEED(rate);
1914 tegra_sor_writel(sor, value, SOR_CLK_CNTRL);
1915
1916 value = tegra_sor_readl(sor, SOR_DP_LINKCTL0);
1917 value &= ~SOR_DP_LINKCTL_LANE_COUNT_MASK;
1918 value |= SOR_DP_LINKCTL_LANE_COUNT(lanes);
1919
1920 if (link.capabilities & DP_LINK_CAP_ENHANCED_FRAMING)
1921 value |= SOR_DP_LINKCTL_ENHANCED_FRAME;
1922
1923 tegra_sor_writel(sor, value, SOR_DP_LINKCTL0);
1924
1925 /* disable training pattern generator */
1926
1927 for (i = 0; i < link.num_lanes; i++) {
1928 unsigned long lane = SOR_DP_TPG_CHANNEL_CODING |
1929 SOR_DP_TPG_SCRAMBLER_GALIOS |
1930 SOR_DP_TPG_PATTERN_NONE;
1931 value = (value << 8) | lane;
1932 }
1933
1934 tegra_sor_writel(sor, value, SOR_DP_TPG);
1935
1936 err = tegra_sor_dp_train_fast(sor, &link);
1937 if (err < 0)
1938 dev_err(sor->dev, "DP fast link training failed: %d\n", err);
1939
1940 dev_dbg(sor->dev, "fast link training succeeded\n");
1941
1942 err = tegra_sor_power_up(sor, 250);
1943 if (err < 0)
1944 dev_err(sor->dev, "failed to power up SOR: %d\n", err);
1945
1946 /* CSTM (LVDS, link A/B, upper) */
1947 value = SOR_CSTM_LVDS | SOR_CSTM_LINK_ACT_A | SOR_CSTM_LINK_ACT_B |
1948 SOR_CSTM_UPPER;
1949 tegra_sor_writel(sor, value, SOR_CSTM);
1950
1951 /* use DP-A protocol */
1952 value = tegra_sor_readl(sor, SOR_STATE1);
1953 value &= ~SOR_STATE_ASY_PROTOCOL_MASK;
1954 value |= SOR_STATE_ASY_PROTOCOL_DP_A;
1955 tegra_sor_writel(sor, value, SOR_STATE1);
1956
1957 tegra_sor_mode_set(sor, mode, state);
1958
1959 /* PWM setup */
1960 err = tegra_sor_setup_pwm(sor, 250);
1961 if (err < 0)
1962 dev_err(sor->dev, "failed to setup PWM: %d\n", err);
1963
1964 tegra_sor_update(sor);
1965
1966 value = tegra_dc_readl(dc, DC_DISP_DISP_WIN_OPTIONS);
1967 value |= SOR_ENABLE(0);
1968 tegra_dc_writel(dc, value, DC_DISP_DISP_WIN_OPTIONS);
1969
1970 tegra_dc_commit(dc);
1971
1972 err = tegra_sor_attach(sor);
1973 if (err < 0)
1974 dev_err(sor->dev, "failed to attach SOR: %d\n", err);
1975
1976 err = tegra_sor_wakeup(sor);
1977 if (err < 0)
1978 dev_err(sor->dev, "failed to enable DC: %d\n", err);
1979
1980 if (output->panel)
1981 drm_panel_enable(output->panel);
1982}
1983
1984static int
1985tegra_sor_encoder_atomic_check(struct drm_encoder *encoder,
1986 struct drm_crtc_state *crtc_state,
1987 struct drm_connector_state *conn_state)
1988{
1989 struct tegra_output *output = encoder_to_output(encoder);
1990 struct tegra_sor_state *state = to_sor_state(conn_state);
1991 struct tegra_dc *dc = to_tegra_dc(conn_state->crtc);
1992 unsigned long pclk = crtc_state->mode.clock * 1000;
1993 struct tegra_sor *sor = to_sor(output);
1994 struct drm_display_info *info;
1995 int err;
1996
1997 info = &output->connector.display_info;
1998
1999 /*
2000 * For HBR2 modes, the SOR brick needs to use the x20 multiplier, so
2001 * the pixel clock must be corrected accordingly.
2002 */
2003 if (pclk >= 340000000) {
2004 state->link_speed = 20;
2005 state->pclk = pclk / 2;
2006 } else {
2007 state->link_speed = 10;
2008 state->pclk = pclk;
2009 }
2010
2011 err = tegra_dc_state_setup_clock(dc, crtc_state, sor->clk_parent,
2012 pclk, 0);
2013 if (err < 0) {
2014 dev_err(output->dev, "failed to setup CRTC state: %d\n", err);
2015 return err;
2016 }
2017
2018 switch (info->bpc) {
2019 case 8:
2020 case 6:
2021 state->bpc = info->bpc;
2022 break;
2023
2024 default:
2025 DRM_DEBUG_KMS("%u bits-per-color not supported\n", info->bpc);
2026 state->bpc = 8;
2027 break;
2028 }
2029
2030 return 0;
2031}
2032
2033static const struct drm_encoder_helper_funcs tegra_sor_edp_helpers = {
2034 .disable = tegra_sor_edp_disable,
2035 .enable = tegra_sor_edp_enable,
2036 .atomic_check = tegra_sor_encoder_atomic_check,
2037};
2038
2039static inline u32 tegra_sor_hdmi_subpack(const u8 *ptr, size_t size)
2040{
2041 u32 value = 0;
2042 size_t i;
2043
2044 for (i = size; i > 0; i--)
2045 value = (value << 8) | ptr[i - 1];
2046
2047 return value;
2048}
2049
2050static void tegra_sor_hdmi_write_infopack(struct tegra_sor *sor,
2051 const void *data, size_t size)
2052{
2053 const u8 *ptr = data;
2054 unsigned long offset;
2055 size_t i, j;
2056 u32 value;
2057
2058 switch (ptr[0]) {
2059 case HDMI_INFOFRAME_TYPE_AVI:
2060 offset = SOR_HDMI_AVI_INFOFRAME_HEADER;
2061 break;
2062
2063 case HDMI_INFOFRAME_TYPE_AUDIO:
2064 offset = SOR_HDMI_AUDIO_INFOFRAME_HEADER;
2065 break;
2066
2067 case HDMI_INFOFRAME_TYPE_VENDOR:
2068 offset = SOR_HDMI_VSI_INFOFRAME_HEADER;
2069 break;
2070
2071 default:
2072 dev_err(sor->dev, "unsupported infoframe type: %02x\n",
2073 ptr[0]);
2074 return;
2075 }
2076
2077 value = INFOFRAME_HEADER_TYPE(ptr[0]) |
2078 INFOFRAME_HEADER_VERSION(ptr[1]) |
2079 INFOFRAME_HEADER_LEN(ptr[2]);
2080 tegra_sor_writel(sor, value, offset);
2081 offset++;
2082
2083 /*
2084 * Each subpack contains 7 bytes, divided into:
2085 * - subpack_low: bytes 0 - 3
2086 * - subpack_high: bytes 4 - 6 (with byte 7 padded to 0x00)
2087 */
2088 for (i = 3, j = 0; i < size; i += 7, j += 8) {
2089 size_t rem = size - i, num = min_t(size_t, rem, 4);
2090
2091 value = tegra_sor_hdmi_subpack(&ptr[i], num);
2092 tegra_sor_writel(sor, value, offset++);
2093
2094 num = min_t(size_t, rem - num, 3);
2095
2096 value = tegra_sor_hdmi_subpack(&ptr[i + 4], num);
2097 tegra_sor_writel(sor, value, offset++);
2098 }
2099}
2100
2101static int
2102tegra_sor_hdmi_setup_avi_infoframe(struct tegra_sor *sor,
2103 const struct drm_display_mode *mode)
2104{
2105 u8 buffer[HDMI_INFOFRAME_SIZE(AVI)];
2106 struct hdmi_avi_infoframe frame;
2107 u32 value;
2108 int err;
2109
2110 /* disable AVI infoframe */
2111 value = tegra_sor_readl(sor, SOR_HDMI_AVI_INFOFRAME_CTRL);
2112 value &= ~INFOFRAME_CTRL_SINGLE;
2113 value &= ~INFOFRAME_CTRL_OTHER;
2114 value &= ~INFOFRAME_CTRL_ENABLE;
2115 tegra_sor_writel(sor, value, SOR_HDMI_AVI_INFOFRAME_CTRL);
2116
2117 err = drm_hdmi_avi_infoframe_from_display_mode(&frame,
2118 &sor->output.connector, mode);
2119 if (err < 0) {
2120 dev_err(sor->dev, "failed to setup AVI infoframe: %d\n", err);
2121 return err;
2122 }
2123
2124 err = hdmi_avi_infoframe_pack(&frame, buffer, sizeof(buffer));
2125 if (err < 0) {
2126 dev_err(sor->dev, "failed to pack AVI infoframe: %d\n", err);
2127 return err;
2128 }
2129
2130 tegra_sor_hdmi_write_infopack(sor, buffer, err);
2131
2132 /* enable AVI infoframe */
2133 value = tegra_sor_readl(sor, SOR_HDMI_AVI_INFOFRAME_CTRL);
2134 value |= INFOFRAME_CTRL_CHECKSUM_ENABLE;
2135 value |= INFOFRAME_CTRL_ENABLE;
2136 tegra_sor_writel(sor, value, SOR_HDMI_AVI_INFOFRAME_CTRL);
2137
2138 return 0;
2139}
2140
2141static void tegra_sor_write_eld(struct tegra_sor *sor)
2142{
2143 size_t length = drm_eld_size(sor->output.connector.eld), i;
2144
2145 for (i = 0; i < length; i++)
2146 tegra_sor_writel(sor, i << 8 | sor->output.connector.eld[i],
2147 SOR_AUDIO_HDA_ELD_BUFWR);
2148
2149 /*
2150 * The HDA codec will always report an ELD buffer size of 96 bytes and
2151 * the HDA codec driver will check that each byte read from the buffer
2152 * is valid. Therefore every byte must be written, even if no 96 bytes
2153 * were parsed from EDID.
2154 */
2155 for (i = length; i < 96; i++)
2156 tegra_sor_writel(sor, i << 8 | 0, SOR_AUDIO_HDA_ELD_BUFWR);
2157}
2158
2159static void tegra_sor_audio_prepare(struct tegra_sor *sor)
2160{
2161 u32 value;
2162
2163 tegra_sor_write_eld(sor);
2164
2165 value = SOR_AUDIO_HDA_PRESENSE_ELDV | SOR_AUDIO_HDA_PRESENSE_PD;
2166 tegra_sor_writel(sor, value, SOR_AUDIO_HDA_PRESENSE);
2167}
2168
2169static void tegra_sor_audio_unprepare(struct tegra_sor *sor)
2170{
2171 tegra_sor_writel(sor, 0, SOR_AUDIO_HDA_PRESENSE);
2172}
2173
2174static int tegra_sor_hdmi_enable_audio_infoframe(struct tegra_sor *sor)
2175{
2176 u8 buffer[HDMI_INFOFRAME_SIZE(AUDIO)];
2177 struct hdmi_audio_infoframe frame;
2178 u32 value;
2179 int err;
2180
2181 err = hdmi_audio_infoframe_init(&frame);
2182 if (err < 0) {
2183 dev_err(sor->dev, "failed to setup audio infoframe: %d\n", err);
2184 return err;
2185 }
2186
2187 frame.channels = sor->format.channels;
2188
2189 err = hdmi_audio_infoframe_pack(&frame, buffer, sizeof(buffer));
2190 if (err < 0) {
2191 dev_err(sor->dev, "failed to pack audio infoframe: %d\n", err);
2192 return err;
2193 }
2194
2195 tegra_sor_hdmi_write_infopack(sor, buffer, err);
2196
2197 value = tegra_sor_readl(sor, SOR_HDMI_AUDIO_INFOFRAME_CTRL);
2198 value |= INFOFRAME_CTRL_CHECKSUM_ENABLE;
2199 value |= INFOFRAME_CTRL_ENABLE;
2200 tegra_sor_writel(sor, value, SOR_HDMI_AUDIO_INFOFRAME_CTRL);
2201
2202 return 0;
2203}
2204
2205static void tegra_sor_hdmi_audio_enable(struct tegra_sor *sor)
2206{
2207 u32 value;
2208
2209 value = tegra_sor_readl(sor, SOR_AUDIO_CNTRL);
2210
2211 /* select HDA audio input */
2212 value &= ~SOR_AUDIO_CNTRL_SOURCE_SELECT(SOURCE_SELECT_MASK);
2213 value |= SOR_AUDIO_CNTRL_SOURCE_SELECT(SOURCE_SELECT_HDA);
2214
2215 /* inject null samples */
2216 if (sor->format.channels != 2)
2217 value &= ~SOR_AUDIO_CNTRL_INJECT_NULLSMPL;
2218 else
2219 value |= SOR_AUDIO_CNTRL_INJECT_NULLSMPL;
2220
2221 value |= SOR_AUDIO_CNTRL_AFIFO_FLUSH;
2222
2223 tegra_sor_writel(sor, value, SOR_AUDIO_CNTRL);
2224
2225 /* enable advertising HBR capability */
2226 tegra_sor_writel(sor, SOR_AUDIO_SPARE_HBR_ENABLE, SOR_AUDIO_SPARE);
2227
2228 tegra_sor_writel(sor, 0, SOR_HDMI_ACR_CTRL);
2229
2230 value = SOR_HDMI_SPARE_ACR_PRIORITY_HIGH |
2231 SOR_HDMI_SPARE_CTS_RESET(1) |
2232 SOR_HDMI_SPARE_HW_CTS_ENABLE;
2233 tegra_sor_writel(sor, value, SOR_HDMI_SPARE);
2234
2235 /* enable HW CTS */
2236 value = SOR_HDMI_ACR_SUBPACK_LOW_SB1(0);
2237 tegra_sor_writel(sor, value, SOR_HDMI_ACR_0441_SUBPACK_LOW);
2238
2239 /* allow packet to be sent */
2240 value = SOR_HDMI_ACR_SUBPACK_HIGH_ENABLE;
2241 tegra_sor_writel(sor, value, SOR_HDMI_ACR_0441_SUBPACK_HIGH);
2242
2243 /* reset N counter and enable lookup */
2244 value = SOR_HDMI_AUDIO_N_RESET | SOR_HDMI_AUDIO_N_LOOKUP;
2245 tegra_sor_writel(sor, value, SOR_HDMI_AUDIO_N);
2246
2247 value = (24000 * 4096) / (128 * sor->format.sample_rate / 1000);
2248 tegra_sor_writel(sor, value, SOR_AUDIO_AVAL_0320);
2249 tegra_sor_writel(sor, 4096, SOR_AUDIO_NVAL_0320);
2250
2251 tegra_sor_writel(sor, 20000, SOR_AUDIO_AVAL_0441);
2252 tegra_sor_writel(sor, 4704, SOR_AUDIO_NVAL_0441);
2253
2254 tegra_sor_writel(sor, 20000, SOR_AUDIO_AVAL_0882);
2255 tegra_sor_writel(sor, 9408, SOR_AUDIO_NVAL_0882);
2256
2257 tegra_sor_writel(sor, 20000, SOR_AUDIO_AVAL_1764);
2258 tegra_sor_writel(sor, 18816, SOR_AUDIO_NVAL_1764);
2259
2260 value = (24000 * 6144) / (128 * sor->format.sample_rate / 1000);
2261 tegra_sor_writel(sor, value, SOR_AUDIO_AVAL_0480);
2262 tegra_sor_writel(sor, 6144, SOR_AUDIO_NVAL_0480);
2263
2264 value = (24000 * 12288) / (128 * sor->format.sample_rate / 1000);
2265 tegra_sor_writel(sor, value, SOR_AUDIO_AVAL_0960);
2266 tegra_sor_writel(sor, 12288, SOR_AUDIO_NVAL_0960);
2267
2268 value = (24000 * 24576) / (128 * sor->format.sample_rate / 1000);
2269 tegra_sor_writel(sor, value, SOR_AUDIO_AVAL_1920);
2270 tegra_sor_writel(sor, 24576, SOR_AUDIO_NVAL_1920);
2271
2272 value = tegra_sor_readl(sor, SOR_HDMI_AUDIO_N);
2273 value &= ~SOR_HDMI_AUDIO_N_RESET;
2274 tegra_sor_writel(sor, value, SOR_HDMI_AUDIO_N);
2275
2276 tegra_sor_hdmi_enable_audio_infoframe(sor);
2277}
2278
2279static void tegra_sor_hdmi_disable_audio_infoframe(struct tegra_sor *sor)
2280{
2281 u32 value;
2282
2283 value = tegra_sor_readl(sor, SOR_HDMI_AUDIO_INFOFRAME_CTRL);
2284 value &= ~INFOFRAME_CTRL_ENABLE;
2285 tegra_sor_writel(sor, value, SOR_HDMI_AUDIO_INFOFRAME_CTRL);
2286}
2287
2288static void tegra_sor_hdmi_audio_disable(struct tegra_sor *sor)
2289{
2290 tegra_sor_hdmi_disable_audio_infoframe(sor);
2291}
2292
2293static struct tegra_sor_hdmi_settings *
2294tegra_sor_hdmi_find_settings(struct tegra_sor *sor, unsigned long frequency)
2295{
2296 unsigned int i;
2297
2298 for (i = 0; i < sor->num_settings; i++)
2299 if (frequency <= sor->settings[i].frequency)
2300 return &sor->settings[i];
2301
2302 return NULL;
2303}
2304
2305static void tegra_sor_hdmi_disable_scrambling(struct tegra_sor *sor)
2306{
2307 u32 value;
2308
2309 value = tegra_sor_readl(sor, SOR_HDMI2_CTRL);
2310 value &= ~SOR_HDMI2_CTRL_CLOCK_MODE_DIV_BY_4;
2311 value &= ~SOR_HDMI2_CTRL_SCRAMBLE;
2312 tegra_sor_writel(sor, value, SOR_HDMI2_CTRL);
2313}
2314
2315static void tegra_sor_hdmi_scdc_disable(struct tegra_sor *sor)
2316{
2317 struct i2c_adapter *ddc = sor->output.ddc;
2318
2319 drm_scdc_set_high_tmds_clock_ratio(ddc, false);
2320 drm_scdc_set_scrambling(ddc, false);
2321
2322 tegra_sor_hdmi_disable_scrambling(sor);
2323}
2324
2325static void tegra_sor_hdmi_scdc_stop(struct tegra_sor *sor)
2326{
2327 if (sor->scdc_enabled) {
2328 cancel_delayed_work_sync(&sor->scdc);
2329 tegra_sor_hdmi_scdc_disable(sor);
2330 }
2331}
2332
2333static void tegra_sor_hdmi_enable_scrambling(struct tegra_sor *sor)
2334{
2335 u32 value;
2336
2337 value = tegra_sor_readl(sor, SOR_HDMI2_CTRL);
2338 value |= SOR_HDMI2_CTRL_CLOCK_MODE_DIV_BY_4;
2339 value |= SOR_HDMI2_CTRL_SCRAMBLE;
2340 tegra_sor_writel(sor, value, SOR_HDMI2_CTRL);
2341}
2342
2343static void tegra_sor_hdmi_scdc_enable(struct tegra_sor *sor)
2344{
2345 struct i2c_adapter *ddc = sor->output.ddc;
2346
2347 drm_scdc_set_high_tmds_clock_ratio(ddc, true);
2348 drm_scdc_set_scrambling(ddc, true);
2349
2350 tegra_sor_hdmi_enable_scrambling(sor);
2351}
2352
2353static void tegra_sor_hdmi_scdc_work(struct work_struct *work)
2354{
2355 struct tegra_sor *sor = container_of(work, struct tegra_sor, scdc.work);
2356 struct i2c_adapter *ddc = sor->output.ddc;
2357
2358 if (!drm_scdc_get_scrambling_status(ddc)) {
2359 DRM_DEBUG_KMS("SCDC not scrambled\n");
2360 tegra_sor_hdmi_scdc_enable(sor);
2361 }
2362
2363 schedule_delayed_work(&sor->scdc, msecs_to_jiffies(5000));
2364}
2365
2366static void tegra_sor_hdmi_scdc_start(struct tegra_sor *sor)
2367{
2368 struct drm_scdc *scdc = &sor->output.connector.display_info.hdmi.scdc;
2369 struct drm_display_mode *mode;
2370
2371 mode = &sor->output.encoder.crtc->state->adjusted_mode;
2372
2373 if (mode->clock >= 340000 && scdc->supported) {
2374 schedule_delayed_work(&sor->scdc, msecs_to_jiffies(5000));
2375 tegra_sor_hdmi_scdc_enable(sor);
2376 sor->scdc_enabled = true;
2377 }
2378}
2379
2380static void tegra_sor_hdmi_disable(struct drm_encoder *encoder)
2381{
2382 struct tegra_output *output = encoder_to_output(encoder);
2383 struct tegra_dc *dc = to_tegra_dc(encoder->crtc);
2384 struct tegra_sor *sor = to_sor(output);
2385 u32 value;
2386 int err;
2387
2388 tegra_sor_audio_unprepare(sor);
2389 tegra_sor_hdmi_scdc_stop(sor);
2390
2391 err = tegra_sor_detach(sor);
2392 if (err < 0)
2393 dev_err(sor->dev, "failed to detach SOR: %d\n", err);
2394
2395 tegra_sor_writel(sor, 0, SOR_STATE1);
2396 tegra_sor_update(sor);
2397
2398 /* disable display to SOR clock */
2399 value = tegra_dc_readl(dc, DC_DISP_DISP_WIN_OPTIONS);
2400
2401 if (!sor->soc->has_nvdisplay)
2402 value &= ~(SOR1_TIMING_CYA | SOR_ENABLE(1));
2403 else
2404 value &= ~SOR_ENABLE(sor->index);
2405
2406 tegra_dc_writel(dc, value, DC_DISP_DISP_WIN_OPTIONS);
2407
2408 tegra_dc_commit(dc);
2409
2410 err = tegra_sor_power_down(sor);
2411 if (err < 0)
2412 dev_err(sor->dev, "failed to power down SOR: %d\n", err);
2413
2414 err = tegra_io_pad_power_disable(sor->pad);
2415 if (err < 0)
2416 dev_err(sor->dev, "failed to power off I/O pad: %d\n", err);
2417
2418 pm_runtime_put(sor->dev);
2419}
2420
2421static void tegra_sor_hdmi_enable(struct drm_encoder *encoder)
2422{
2423 struct tegra_output *output = encoder_to_output(encoder);
2424 unsigned int h_ref_to_sync = 1, pulse_start, max_ac;
2425 struct tegra_dc *dc = to_tegra_dc(encoder->crtc);
2426 struct tegra_sor_hdmi_settings *settings;
2427 struct tegra_sor *sor = to_sor(output);
2428 struct tegra_sor_state *state;
2429 struct drm_display_mode *mode;
2430 unsigned long rate, pclk;
2431 unsigned int div, i;
2432 u32 value;
2433 int err;
2434
2435 state = to_sor_state(output->connector.state);
2436 mode = &encoder->crtc->state->adjusted_mode;
2437 pclk = mode->clock * 1000;
2438
2439 pm_runtime_get_sync(sor->dev);
2440
2441 /* switch to safe parent clock */
2442 err = tegra_sor_set_parent_clock(sor, sor->clk_safe);
2443 if (err < 0) {
2444 dev_err(sor->dev, "failed to set safe parent clock: %d\n", err);
2445 return;
2446 }
2447
2448 div = clk_get_rate(sor->clk) / 1000000 * 4;
2449
2450 err = tegra_io_pad_power_enable(sor->pad);
2451 if (err < 0)
2452 dev_err(sor->dev, "failed to power on I/O pad: %d\n", err);
2453
2454 usleep_range(20, 100);
2455
2456 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
2457 value &= ~SOR_PLL2_BANDGAP_POWERDOWN;
2458 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
2459
2460 usleep_range(20, 100);
2461
2462 value = tegra_sor_readl(sor, sor->soc->regs->pll3);
2463 value &= ~SOR_PLL3_PLL_VDD_MODE_3V3;
2464 tegra_sor_writel(sor, value, sor->soc->regs->pll3);
2465
2466 value = tegra_sor_readl(sor, sor->soc->regs->pll0);
2467 value &= ~SOR_PLL0_VCOPD;
2468 value &= ~SOR_PLL0_PWR;
2469 tegra_sor_writel(sor, value, sor->soc->regs->pll0);
2470
2471 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
2472 value &= ~SOR_PLL2_SEQ_PLLCAPPD_ENFORCE;
2473 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
2474
2475 usleep_range(200, 400);
2476
2477 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
2478 value &= ~SOR_PLL2_POWERDOWN_OVERRIDE;
2479 value &= ~SOR_PLL2_PORT_POWERDOWN;
2480 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
2481
2482 usleep_range(20, 100);
2483
2484 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
2485 value |= SOR_DP_PADCTL_PD_TXD_3 | SOR_DP_PADCTL_PD_TXD_0 |
2486 SOR_DP_PADCTL_PD_TXD_1 | SOR_DP_PADCTL_PD_TXD_2;
2487 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
2488
2489 while (true) {
2490 value = tegra_sor_readl(sor, SOR_LANE_SEQ_CTL);
2491 if ((value & SOR_LANE_SEQ_CTL_STATE_BUSY) == 0)
2492 break;
2493
2494 usleep_range(250, 1000);
2495 }
2496
2497 value = SOR_LANE_SEQ_CTL_TRIGGER | SOR_LANE_SEQ_CTL_SEQUENCE_DOWN |
2498 SOR_LANE_SEQ_CTL_POWER_STATE_UP | SOR_LANE_SEQ_CTL_DELAY(5);
2499 tegra_sor_writel(sor, value, SOR_LANE_SEQ_CTL);
2500
2501 while (true) {
2502 value = tegra_sor_readl(sor, SOR_LANE_SEQ_CTL);
2503 if ((value & SOR_LANE_SEQ_CTL_TRIGGER) == 0)
2504 break;
2505
2506 usleep_range(250, 1000);
2507 }
2508
2509 value = tegra_sor_readl(sor, SOR_CLK_CNTRL);
2510 value &= ~SOR_CLK_CNTRL_DP_LINK_SPEED_MASK;
2511 value &= ~SOR_CLK_CNTRL_DP_CLK_SEL_MASK;
2512
2513 if (mode->clock < 340000) {
2514 DRM_DEBUG_KMS("setting 2.7 GHz link speed\n");
2515 value |= SOR_CLK_CNTRL_DP_LINK_SPEED_G2_70;
2516 } else {
2517 DRM_DEBUG_KMS("setting 5.4 GHz link speed\n");
2518 value |= SOR_CLK_CNTRL_DP_LINK_SPEED_G5_40;
2519 }
2520
2521 value |= SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_PCLK;
2522 tegra_sor_writel(sor, value, SOR_CLK_CNTRL);
2523
2524 /* SOR pad PLL stabilization time */
2525 usleep_range(250, 1000);
2526
2527 value = tegra_sor_readl(sor, SOR_DP_LINKCTL0);
2528 value &= ~SOR_DP_LINKCTL_LANE_COUNT_MASK;
2529 value |= SOR_DP_LINKCTL_LANE_COUNT(4);
2530 tegra_sor_writel(sor, value, SOR_DP_LINKCTL0);
2531
2532 value = tegra_sor_readl(sor, SOR_DP_SPARE0);
2533 value &= ~SOR_DP_SPARE_DISP_VIDEO_PREAMBLE;
2534 value &= ~SOR_DP_SPARE_PANEL_INTERNAL;
2535 value &= ~SOR_DP_SPARE_SEQ_ENABLE;
2536 value &= ~SOR_DP_SPARE_MACRO_SOR_CLK;
2537 tegra_sor_writel(sor, value, SOR_DP_SPARE0);
2538
2539 value = SOR_SEQ_CTL_PU_PC(0) | SOR_SEQ_CTL_PU_PC_ALT(0) |
2540 SOR_SEQ_CTL_PD_PC(8) | SOR_SEQ_CTL_PD_PC_ALT(8);
2541 tegra_sor_writel(sor, value, SOR_SEQ_CTL);
2542
2543 value = SOR_SEQ_INST_DRIVE_PWM_OUT_LO | SOR_SEQ_INST_HALT |
2544 SOR_SEQ_INST_WAIT_VSYNC | SOR_SEQ_INST_WAIT(1);
2545 tegra_sor_writel(sor, value, SOR_SEQ_INST(0));
2546 tegra_sor_writel(sor, value, SOR_SEQ_INST(8));
2547
2548 if (!sor->soc->has_nvdisplay) {
2549 /* program the reference clock */
2550 value = SOR_REFCLK_DIV_INT(div) | SOR_REFCLK_DIV_FRAC(div);
2551 tegra_sor_writel(sor, value, SOR_REFCLK);
2552 }
2553
2554 /* XXX not in TRM */
2555 for (value = 0, i = 0; i < 5; i++)
2556 value |= SOR_XBAR_CTRL_LINK0_XSEL(i, sor->xbar_cfg[i]) |
2557 SOR_XBAR_CTRL_LINK1_XSEL(i, i);
2558
2559 tegra_sor_writel(sor, 0x00000000, SOR_XBAR_POL);
2560 tegra_sor_writel(sor, value, SOR_XBAR_CTRL);
2561
2562 /* switch to parent clock */
2563 err = clk_set_parent(sor->clk, sor->clk_parent);
2564 if (err < 0) {
2565 dev_err(sor->dev, "failed to set parent clock: %d\n", err);
2566 return;
2567 }
2568
2569 err = tegra_sor_set_parent_clock(sor, sor->clk_pad);
2570 if (err < 0) {
2571 dev_err(sor->dev, "failed to set pad clock: %d\n", err);
2572 return;
2573 }
2574
2575 /* adjust clock rate for HDMI 2.0 modes */
2576 rate = clk_get_rate(sor->clk_parent);
2577
2578 if (mode->clock >= 340000)
2579 rate /= 2;
2580
2581 DRM_DEBUG_KMS("setting clock to %lu Hz, mode: %lu Hz\n", rate, pclk);
2582
2583 clk_set_rate(sor->clk, rate);
2584
2585 if (!sor->soc->has_nvdisplay) {
2586 value = SOR_INPUT_CONTROL_HDMI_SRC_SELECT(dc->pipe);
2587
2588 /* XXX is this the proper check? */
2589 if (mode->clock < 75000)
2590 value |= SOR_INPUT_CONTROL_ARM_VIDEO_RANGE_LIMITED;
2591
2592 tegra_sor_writel(sor, value, SOR_INPUT_CONTROL);
2593 }
2594
2595 max_ac = ((mode->htotal - mode->hdisplay) - SOR_REKEY - 18) / 32;
2596
2597 value = SOR_HDMI_CTRL_ENABLE | SOR_HDMI_CTRL_MAX_AC_PACKET(max_ac) |
2598 SOR_HDMI_CTRL_AUDIO_LAYOUT | SOR_HDMI_CTRL_REKEY(SOR_REKEY);
2599 tegra_sor_writel(sor, value, SOR_HDMI_CTRL);
2600
2601 if (!dc->soc->has_nvdisplay) {
2602 /* H_PULSE2 setup */
2603 pulse_start = h_ref_to_sync +
2604 (mode->hsync_end - mode->hsync_start) +
2605 (mode->htotal - mode->hsync_end) - 10;
2606
2607 value = PULSE_LAST_END_A | PULSE_QUAL_VACTIVE |
2608 PULSE_POLARITY_HIGH | PULSE_MODE_NORMAL;
2609 tegra_dc_writel(dc, value, DC_DISP_H_PULSE2_CONTROL);
2610
2611 value = PULSE_END(pulse_start + 8) | PULSE_START(pulse_start);
2612 tegra_dc_writel(dc, value, DC_DISP_H_PULSE2_POSITION_A);
2613
2614 value = tegra_dc_readl(dc, DC_DISP_DISP_SIGNAL_OPTIONS0);
2615 value |= H_PULSE2_ENABLE;
2616 tegra_dc_writel(dc, value, DC_DISP_DISP_SIGNAL_OPTIONS0);
2617 }
2618
2619 /* infoframe setup */
2620 err = tegra_sor_hdmi_setup_avi_infoframe(sor, mode);
2621 if (err < 0)
2622 dev_err(sor->dev, "failed to setup AVI infoframe: %d\n", err);
2623
2624 /* XXX HDMI audio support not implemented yet */
2625 tegra_sor_hdmi_disable_audio_infoframe(sor);
2626
2627 /* use single TMDS protocol */
2628 value = tegra_sor_readl(sor, SOR_STATE1);
2629 value &= ~SOR_STATE_ASY_PROTOCOL_MASK;
2630 value |= SOR_STATE_ASY_PROTOCOL_SINGLE_TMDS_A;
2631 tegra_sor_writel(sor, value, SOR_STATE1);
2632
2633 /* power up pad calibration */
2634 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
2635 value &= ~SOR_DP_PADCTL_PAD_CAL_PD;
2636 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
2637
2638 /* production settings */
2639 settings = tegra_sor_hdmi_find_settings(sor, mode->clock * 1000);
2640 if (!settings) {
2641 dev_err(sor->dev, "no settings for pixel clock %d Hz\n",
2642 mode->clock * 1000);
2643 return;
2644 }
2645
2646 value = tegra_sor_readl(sor, sor->soc->regs->pll0);
2647 value &= ~SOR_PLL0_ICHPMP_MASK;
2648 value &= ~SOR_PLL0_FILTER_MASK;
2649 value &= ~SOR_PLL0_VCOCAP_MASK;
2650 value |= SOR_PLL0_ICHPMP(settings->ichpmp);
2651 value |= SOR_PLL0_FILTER(settings->filter);
2652 value |= SOR_PLL0_VCOCAP(settings->vcocap);
2653 tegra_sor_writel(sor, value, sor->soc->regs->pll0);
2654
2655 /* XXX not in TRM */
2656 value = tegra_sor_readl(sor, sor->soc->regs->pll1);
2657 value &= ~SOR_PLL1_LOADADJ_MASK;
2658 value &= ~SOR_PLL1_TMDS_TERMADJ_MASK;
2659 value |= SOR_PLL1_LOADADJ(settings->loadadj);
2660 value |= SOR_PLL1_TMDS_TERMADJ(settings->tmds_termadj);
2661 value |= SOR_PLL1_TMDS_TERM;
2662 tegra_sor_writel(sor, value, sor->soc->regs->pll1);
2663
2664 value = tegra_sor_readl(sor, sor->soc->regs->pll3);
2665 value &= ~SOR_PLL3_BG_TEMP_COEF_MASK;
2666 value &= ~SOR_PLL3_BG_VREF_LEVEL_MASK;
2667 value &= ~SOR_PLL3_AVDD10_LEVEL_MASK;
2668 value &= ~SOR_PLL3_AVDD14_LEVEL_MASK;
2669 value |= SOR_PLL3_BG_TEMP_COEF(settings->bg_temp_coef);
2670 value |= SOR_PLL3_BG_VREF_LEVEL(settings->bg_vref_level);
2671 value |= SOR_PLL3_AVDD10_LEVEL(settings->avdd10_level);
2672 value |= SOR_PLL3_AVDD14_LEVEL(settings->avdd14_level);
2673 tegra_sor_writel(sor, value, sor->soc->regs->pll3);
2674
2675 value = settings->drive_current[3] << 24 |
2676 settings->drive_current[2] << 16 |
2677 settings->drive_current[1] << 8 |
2678 settings->drive_current[0] << 0;
2679 tegra_sor_writel(sor, value, SOR_LANE_DRIVE_CURRENT0);
2680
2681 value = settings->preemphasis[3] << 24 |
2682 settings->preemphasis[2] << 16 |
2683 settings->preemphasis[1] << 8 |
2684 settings->preemphasis[0] << 0;
2685 tegra_sor_writel(sor, value, SOR_LANE_PREEMPHASIS0);
2686
2687 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
2688 value &= ~SOR_DP_PADCTL_TX_PU_MASK;
2689 value |= SOR_DP_PADCTL_TX_PU_ENABLE;
2690 value |= SOR_DP_PADCTL_TX_PU(settings->tx_pu_value);
2691 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
2692
2693 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl2);
2694 value &= ~SOR_DP_PADCTL_SPAREPLL_MASK;
2695 value |= SOR_DP_PADCTL_SPAREPLL(settings->sparepll);
2696 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl2);
2697
2698 /* power down pad calibration */
2699 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
2700 value |= SOR_DP_PADCTL_PAD_CAL_PD;
2701 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
2702
2703 if (!dc->soc->has_nvdisplay) {
2704 /* miscellaneous display controller settings */
2705 value = VSYNC_H_POSITION(1);
2706 tegra_dc_writel(dc, value, DC_DISP_DISP_TIMING_OPTIONS);
2707 }
2708
2709 value = tegra_dc_readl(dc, DC_DISP_DISP_COLOR_CONTROL);
2710 value &= ~DITHER_CONTROL_MASK;
2711 value &= ~BASE_COLOR_SIZE_MASK;
2712
2713 switch (state->bpc) {
2714 case 6:
2715 value |= BASE_COLOR_SIZE_666;
2716 break;
2717
2718 case 8:
2719 value |= BASE_COLOR_SIZE_888;
2720 break;
2721
2722 case 10:
2723 value |= BASE_COLOR_SIZE_101010;
2724 break;
2725
2726 case 12:
2727 value |= BASE_COLOR_SIZE_121212;
2728 break;
2729
2730 default:
2731 WARN(1, "%u bits-per-color not supported\n", state->bpc);
2732 value |= BASE_COLOR_SIZE_888;
2733 break;
2734 }
2735
2736 tegra_dc_writel(dc, value, DC_DISP_DISP_COLOR_CONTROL);
2737
2738 /* XXX set display head owner */
2739 value = tegra_sor_readl(sor, SOR_STATE1);
2740 value &= ~SOR_STATE_ASY_OWNER_MASK;
2741 value |= SOR_STATE_ASY_OWNER(1 + dc->pipe);
2742 tegra_sor_writel(sor, value, SOR_STATE1);
2743
2744 err = tegra_sor_power_up(sor, 250);
2745 if (err < 0)
2746 dev_err(sor->dev, "failed to power up SOR: %d\n", err);
2747
2748 /* configure dynamic range of output */
2749 value = tegra_sor_readl(sor, sor->soc->regs->head_state0 + dc->pipe);
2750 value &= ~SOR_HEAD_STATE_RANGECOMPRESS_MASK;
2751 value &= ~SOR_HEAD_STATE_DYNRANGE_MASK;
2752 tegra_sor_writel(sor, value, sor->soc->regs->head_state0 + dc->pipe);
2753
2754 /* configure colorspace */
2755 value = tegra_sor_readl(sor, sor->soc->regs->head_state0 + dc->pipe);
2756 value &= ~SOR_HEAD_STATE_COLORSPACE_MASK;
2757 value |= SOR_HEAD_STATE_COLORSPACE_RGB;
2758 tegra_sor_writel(sor, value, sor->soc->regs->head_state0 + dc->pipe);
2759
2760 tegra_sor_mode_set(sor, mode, state);
2761
2762 tegra_sor_update(sor);
2763
2764 /* program preamble timing in SOR (XXX) */
2765 value = tegra_sor_readl(sor, SOR_DP_SPARE0);
2766 value &= ~SOR_DP_SPARE_DISP_VIDEO_PREAMBLE;
2767 tegra_sor_writel(sor, value, SOR_DP_SPARE0);
2768
2769 err = tegra_sor_attach(sor);
2770 if (err < 0)
2771 dev_err(sor->dev, "failed to attach SOR: %d\n", err);
2772
2773 /* enable display to SOR clock and generate HDMI preamble */
2774 value = tegra_dc_readl(dc, DC_DISP_DISP_WIN_OPTIONS);
2775
2776 if (!sor->soc->has_nvdisplay)
2777 value |= SOR_ENABLE(1) | SOR1_TIMING_CYA;
2778 else
2779 value |= SOR_ENABLE(sor->index);
2780
2781 tegra_dc_writel(dc, value, DC_DISP_DISP_WIN_OPTIONS);
2782
2783 if (dc->soc->has_nvdisplay) {
2784 value = tegra_dc_readl(dc, DC_DISP_CORE_SOR_SET_CONTROL(sor->index));
2785 value &= ~PROTOCOL_MASK;
2786 value |= PROTOCOL_SINGLE_TMDS_A;
2787 tegra_dc_writel(dc, value, DC_DISP_CORE_SOR_SET_CONTROL(sor->index));
2788 }
2789
2790 tegra_dc_commit(dc);
2791
2792 err = tegra_sor_wakeup(sor);
2793 if (err < 0)
2794 dev_err(sor->dev, "failed to wakeup SOR: %d\n", err);
2795
2796 tegra_sor_hdmi_scdc_start(sor);
2797 tegra_sor_audio_prepare(sor);
2798}
2799
2800static const struct drm_encoder_helper_funcs tegra_sor_hdmi_helpers = {
2801 .disable = tegra_sor_hdmi_disable,
2802 .enable = tegra_sor_hdmi_enable,
2803 .atomic_check = tegra_sor_encoder_atomic_check,
2804};
2805
2806static int tegra_sor_init(struct host1x_client *client)
2807{
2808 struct drm_device *drm = dev_get_drvdata(client->parent);
2809 const struct drm_encoder_helper_funcs *helpers = NULL;
2810 struct tegra_sor *sor = host1x_client_to_sor(client);
2811 int connector = DRM_MODE_CONNECTOR_Unknown;
2812 int encoder = DRM_MODE_ENCODER_NONE;
2813 u32 value;
2814 int err;
2815
2816 if (!sor->aux) {
2817 if (sor->soc->supports_hdmi) {
2818 connector = DRM_MODE_CONNECTOR_HDMIA;
2819 encoder = DRM_MODE_ENCODER_TMDS;
2820 helpers = &tegra_sor_hdmi_helpers;
2821 } else if (sor->soc->supports_lvds) {
2822 connector = DRM_MODE_CONNECTOR_LVDS;
2823 encoder = DRM_MODE_ENCODER_LVDS;
2824 }
2825 } else {
2826 if (sor->soc->supports_edp) {
2827 connector = DRM_MODE_CONNECTOR_eDP;
2828 encoder = DRM_MODE_ENCODER_TMDS;
2829 helpers = &tegra_sor_edp_helpers;
2830 } else if (sor->soc->supports_dp) {
2831 connector = DRM_MODE_CONNECTOR_DisplayPort;
2832 encoder = DRM_MODE_ENCODER_TMDS;
2833 }
2834 }
2835
2836 sor->output.dev = sor->dev;
2837
2838 drm_connector_init(drm, &sor->output.connector,
2839 &tegra_sor_connector_funcs,
2840 connector);
2841 drm_connector_helper_add(&sor->output.connector,
2842 &tegra_sor_connector_helper_funcs);
2843 sor->output.connector.dpms = DRM_MODE_DPMS_OFF;
2844
2845 drm_encoder_init(drm, &sor->output.encoder, &tegra_sor_encoder_funcs,
2846 encoder, NULL);
2847 drm_encoder_helper_add(&sor->output.encoder, helpers);
2848
2849 drm_connector_attach_encoder(&sor->output.connector,
2850 &sor->output.encoder);
2851 drm_connector_register(&sor->output.connector);
2852
2853 err = tegra_output_init(drm, &sor->output);
2854 if (err < 0) {
2855 dev_err(client->dev, "failed to initialize output: %d\n", err);
2856 return err;
2857 }
2858
2859 tegra_output_find_possible_crtcs(&sor->output, drm);
2860
2861 if (sor->aux) {
2862 err = drm_dp_aux_attach(sor->aux, &sor->output);
2863 if (err < 0) {
2864 dev_err(sor->dev, "failed to attach DP: %d\n", err);
2865 return err;
2866 }
2867 }
2868
2869 /*
2870 * XXX: Remove this reset once proper hand-over from firmware to
2871 * kernel is possible.
2872 */
2873 if (sor->rst) {
2874 err = reset_control_acquire(sor->rst);
2875 if (err < 0) {
2876 dev_err(sor->dev, "failed to acquire SOR reset: %d\n",
2877 err);
2878 return err;
2879 }
2880
2881 err = reset_control_assert(sor->rst);
2882 if (err < 0) {
2883 dev_err(sor->dev, "failed to assert SOR reset: %d\n",
2884 err);
2885 return err;
2886 }
2887 }
2888
2889 err = clk_prepare_enable(sor->clk);
2890 if (err < 0) {
2891 dev_err(sor->dev, "failed to enable clock: %d\n", err);
2892 return err;
2893 }
2894
2895 usleep_range(1000, 3000);
2896
2897 if (sor->rst) {
2898 err = reset_control_deassert(sor->rst);
2899 if (err < 0) {
2900 dev_err(sor->dev, "failed to deassert SOR reset: %d\n",
2901 err);
2902 return err;
2903 }
2904
2905 reset_control_release(sor->rst);
2906 }
2907
2908 err = clk_prepare_enable(sor->clk_safe);
2909 if (err < 0)
2910 return err;
2911
2912 err = clk_prepare_enable(sor->clk_dp);
2913 if (err < 0)
2914 return err;
2915
2916 /*
2917 * Enable and unmask the HDA codec SCRATCH0 register interrupt. This
2918 * is used for interoperability between the HDA codec driver and the
2919 * HDMI/DP driver.
2920 */
2921 value = SOR_INT_CODEC_SCRATCH1 | SOR_INT_CODEC_SCRATCH0;
2922 tegra_sor_writel(sor, value, SOR_INT_ENABLE);
2923 tegra_sor_writel(sor, value, SOR_INT_MASK);
2924
2925 return 0;
2926}
2927
2928static int tegra_sor_exit(struct host1x_client *client)
2929{
2930 struct tegra_sor *sor = host1x_client_to_sor(client);
2931 int err;
2932
2933 tegra_sor_writel(sor, 0, SOR_INT_MASK);
2934 tegra_sor_writel(sor, 0, SOR_INT_ENABLE);
2935
2936 tegra_output_exit(&sor->output);
2937
2938 if (sor->aux) {
2939 err = drm_dp_aux_detach(sor->aux);
2940 if (err < 0) {
2941 dev_err(sor->dev, "failed to detach DP: %d\n", err);
2942 return err;
2943 }
2944 }
2945
2946 clk_disable_unprepare(sor->clk_safe);
2947 clk_disable_unprepare(sor->clk_dp);
2948 clk_disable_unprepare(sor->clk);
2949
2950 return 0;
2951}
2952
2953static const struct host1x_client_ops sor_client_ops = {
2954 .init = tegra_sor_init,
2955 .exit = tegra_sor_exit,
2956};
2957
2958static const struct tegra_sor_ops tegra_sor_edp_ops = {
2959 .name = "eDP",
2960};
2961
2962static int tegra_sor_hdmi_probe(struct tegra_sor *sor)
2963{
2964 int err;
2965
2966 sor->avdd_io_supply = devm_regulator_get(sor->dev, "avdd-io");
2967 if (IS_ERR(sor->avdd_io_supply)) {
2968 dev_err(sor->dev, "cannot get AVDD I/O supply: %ld\n",
2969 PTR_ERR(sor->avdd_io_supply));
2970 return PTR_ERR(sor->avdd_io_supply);
2971 }
2972
2973 err = regulator_enable(sor->avdd_io_supply);
2974 if (err < 0) {
2975 dev_err(sor->dev, "failed to enable AVDD I/O supply: %d\n",
2976 err);
2977 return err;
2978 }
2979
2980 sor->vdd_pll_supply = devm_regulator_get(sor->dev, "vdd-pll");
2981 if (IS_ERR(sor->vdd_pll_supply)) {
2982 dev_err(sor->dev, "cannot get VDD PLL supply: %ld\n",
2983 PTR_ERR(sor->vdd_pll_supply));
2984 return PTR_ERR(sor->vdd_pll_supply);
2985 }
2986
2987 err = regulator_enable(sor->vdd_pll_supply);
2988 if (err < 0) {
2989 dev_err(sor->dev, "failed to enable VDD PLL supply: %d\n",
2990 err);
2991 return err;
2992 }
2993
2994 sor->hdmi_supply = devm_regulator_get(sor->dev, "hdmi");
2995 if (IS_ERR(sor->hdmi_supply)) {
2996 dev_err(sor->dev, "cannot get HDMI supply: %ld\n",
2997 PTR_ERR(sor->hdmi_supply));
2998 return PTR_ERR(sor->hdmi_supply);
2999 }
3000
3001 err = regulator_enable(sor->hdmi_supply);
3002 if (err < 0) {
3003 dev_err(sor->dev, "failed to enable HDMI supply: %d\n", err);
3004 return err;
3005 }
3006
3007 INIT_DELAYED_WORK(&sor->scdc, tegra_sor_hdmi_scdc_work);
3008
3009 return 0;
3010}
3011
3012static int tegra_sor_hdmi_remove(struct tegra_sor *sor)
3013{
3014 regulator_disable(sor->hdmi_supply);
3015 regulator_disable(sor->vdd_pll_supply);
3016 regulator_disable(sor->avdd_io_supply);
3017
3018 return 0;
3019}
3020
3021static const struct tegra_sor_ops tegra_sor_hdmi_ops = {
3022 .name = "HDMI",
3023 .probe = tegra_sor_hdmi_probe,
3024 .remove = tegra_sor_hdmi_remove,
3025};
3026
3027static const u8 tegra124_sor_xbar_cfg[5] = {
3028 0, 1, 2, 3, 4
3029};
3030
3031static const struct tegra_sor_regs tegra124_sor_regs = {
3032 .head_state0 = 0x05,
3033 .head_state1 = 0x07,
3034 .head_state2 = 0x09,
3035 .head_state3 = 0x0b,
3036 .head_state4 = 0x0d,
3037 .head_state5 = 0x0f,
3038 .pll0 = 0x17,
3039 .pll1 = 0x18,
3040 .pll2 = 0x19,
3041 .pll3 = 0x1a,
3042 .dp_padctl0 = 0x5c,
3043 .dp_padctl2 = 0x73,
3044};
3045
3046static const struct tegra_sor_soc tegra124_sor = {
3047 .supports_edp = true,
3048 .supports_lvds = true,
3049 .supports_hdmi = false,
3050 .supports_dp = false,
3051 .regs = &tegra124_sor_regs,
3052 .has_nvdisplay = false,
3053 .xbar_cfg = tegra124_sor_xbar_cfg,
3054};
3055
3056static const struct tegra_sor_regs tegra210_sor_regs = {
3057 .head_state0 = 0x05,
3058 .head_state1 = 0x07,
3059 .head_state2 = 0x09,
3060 .head_state3 = 0x0b,
3061 .head_state4 = 0x0d,
3062 .head_state5 = 0x0f,
3063 .pll0 = 0x17,
3064 .pll1 = 0x18,
3065 .pll2 = 0x19,
3066 .pll3 = 0x1a,
3067 .dp_padctl0 = 0x5c,
3068 .dp_padctl2 = 0x73,
3069};
3070
3071static const struct tegra_sor_soc tegra210_sor = {
3072 .supports_edp = true,
3073 .supports_lvds = false,
3074 .supports_hdmi = false,
3075 .supports_dp = false,
3076 .regs = &tegra210_sor_regs,
3077 .has_nvdisplay = false,
3078 .xbar_cfg = tegra124_sor_xbar_cfg,
3079};
3080
3081static const u8 tegra210_sor_xbar_cfg[5] = {
3082 2, 1, 0, 3, 4
3083};
3084
3085static const struct tegra_sor_soc tegra210_sor1 = {
3086 .supports_edp = false,
3087 .supports_lvds = false,
3088 .supports_hdmi = true,
3089 .supports_dp = true,
3090
3091 .regs = &tegra210_sor_regs,
3092 .has_nvdisplay = false,
3093
3094 .num_settings = ARRAY_SIZE(tegra210_sor_hdmi_defaults),
3095 .settings = tegra210_sor_hdmi_defaults,
3096
3097 .xbar_cfg = tegra210_sor_xbar_cfg,
3098};
3099
3100static const struct tegra_sor_regs tegra186_sor_regs = {
3101 .head_state0 = 0x151,
3102 .head_state1 = 0x154,
3103 .head_state2 = 0x157,
3104 .head_state3 = 0x15a,
3105 .head_state4 = 0x15d,
3106 .head_state5 = 0x160,
3107 .pll0 = 0x163,
3108 .pll1 = 0x164,
3109 .pll2 = 0x165,
3110 .pll3 = 0x166,
3111 .dp_padctl0 = 0x168,
3112 .dp_padctl2 = 0x16a,
3113};
3114
3115static const struct tegra_sor_soc tegra186_sor = {
3116 .supports_edp = false,
3117 .supports_lvds = false,
3118 .supports_hdmi = false,
3119 .supports_dp = true,
3120
3121 .regs = &tegra186_sor_regs,
3122 .has_nvdisplay = true,
3123
3124 .xbar_cfg = tegra124_sor_xbar_cfg,
3125};
3126
3127static const struct tegra_sor_soc tegra186_sor1 = {
3128 .supports_edp = false,
3129 .supports_lvds = false,
3130 .supports_hdmi = true,
3131 .supports_dp = true,
3132
3133 .regs = &tegra186_sor_regs,
3134 .has_nvdisplay = true,
3135
3136 .num_settings = ARRAY_SIZE(tegra186_sor_hdmi_defaults),
3137 .settings = tegra186_sor_hdmi_defaults,
3138
3139 .xbar_cfg = tegra124_sor_xbar_cfg,
3140};
3141
3142static const struct tegra_sor_regs tegra194_sor_regs = {
3143 .head_state0 = 0x151,
3144 .head_state1 = 0x155,
3145 .head_state2 = 0x159,
3146 .head_state3 = 0x15d,
3147 .head_state4 = 0x161,
3148 .head_state5 = 0x165,
3149 .pll0 = 0x169,
3150 .pll1 = 0x16a,
3151 .pll2 = 0x16b,
3152 .pll3 = 0x16c,
3153 .dp_padctl0 = 0x16e,
3154 .dp_padctl2 = 0x16f,
3155};
3156
3157static const struct tegra_sor_soc tegra194_sor = {
3158 .supports_edp = true,
3159 .supports_lvds = false,
3160 .supports_hdmi = true,
3161 .supports_dp = true,
3162
3163 .regs = &tegra194_sor_regs,
3164 .has_nvdisplay = true,
3165
3166 .num_settings = ARRAY_SIZE(tegra194_sor_hdmi_defaults),
3167 .settings = tegra194_sor_hdmi_defaults,
3168
3169 .xbar_cfg = tegra210_sor_xbar_cfg,
3170};
3171
3172static const struct of_device_id tegra_sor_of_match[] = {
3173 { .compatible = "nvidia,tegra194-sor", .data = &tegra194_sor },
3174 { .compatible = "nvidia,tegra186-sor1", .data = &tegra186_sor1 },
3175 { .compatible = "nvidia,tegra186-sor", .data = &tegra186_sor },
3176 { .compatible = "nvidia,tegra210-sor1", .data = &tegra210_sor1 },
3177 { .compatible = "nvidia,tegra210-sor", .data = &tegra210_sor },
3178 { .compatible = "nvidia,tegra124-sor", .data = &tegra124_sor },
3179 { },
3180};
3181MODULE_DEVICE_TABLE(of, tegra_sor_of_match);
3182
3183static int tegra_sor_parse_dt(struct tegra_sor *sor)
3184{
3185 struct device_node *np = sor->dev->of_node;
3186 u32 xbar_cfg[5];
3187 unsigned int i;
3188 u32 value;
3189 int err;
3190
3191 if (sor->soc->has_nvdisplay) {
3192 err = of_property_read_u32(np, "nvidia,interface", &value);
3193 if (err < 0)
3194 return err;
3195
3196 sor->index = value;
3197
3198 /*
3199 * override the default that we already set for Tegra210 and
3200 * earlier
3201 */
3202 sor->pad = TEGRA_IO_PAD_HDMI_DP0 + sor->index;
3203 }
3204
3205 err = of_property_read_u32_array(np, "nvidia,xbar-cfg", xbar_cfg, 5);
3206 if (err < 0) {
3207 /* fall back to default per-SoC XBAR configuration */
3208 for (i = 0; i < 5; i++)
3209 sor->xbar_cfg[i] = sor->soc->xbar_cfg[i];
3210 } else {
3211 /* copy cells to SOR XBAR configuration */
3212 for (i = 0; i < 5; i++)
3213 sor->xbar_cfg[i] = xbar_cfg[i];
3214 }
3215
3216 return 0;
3217}
3218
3219static irqreturn_t tegra_sor_irq(int irq, void *data)
3220{
3221 struct tegra_sor *sor = data;
3222 u32 value;
3223
3224 value = tegra_sor_readl(sor, SOR_INT_STATUS);
3225 tegra_sor_writel(sor, value, SOR_INT_STATUS);
3226
3227 if (value & SOR_INT_CODEC_SCRATCH0) {
3228 value = tegra_sor_readl(sor, SOR_AUDIO_HDA_CODEC_SCRATCH0);
3229
3230 if (value & SOR_AUDIO_HDA_CODEC_SCRATCH0_VALID) {
3231 unsigned int format;
3232
3233 format = value & SOR_AUDIO_HDA_CODEC_SCRATCH0_FMT_MASK;
3234
3235 tegra_hda_parse_format(format, &sor->format);
3236
3237 tegra_sor_hdmi_audio_enable(sor);
3238 } else {
3239 tegra_sor_hdmi_audio_disable(sor);
3240 }
3241 }
3242
3243 return IRQ_HANDLED;
3244}
3245
3246static int tegra_sor_probe(struct platform_device *pdev)
3247{
3248 struct device_node *np;
3249 struct tegra_sor *sor;
3250 struct resource *regs;
3251 int err;
3252
3253 sor = devm_kzalloc(&pdev->dev, sizeof(*sor), GFP_KERNEL);
3254 if (!sor)
3255 return -ENOMEM;
3256
3257 sor->soc = of_device_get_match_data(&pdev->dev);
3258 sor->output.dev = sor->dev = &pdev->dev;
3259
3260 sor->settings = devm_kmemdup(&pdev->dev, sor->soc->settings,
3261 sor->soc->num_settings *
3262 sizeof(*sor->settings),
3263 GFP_KERNEL);
3264 if (!sor->settings)
3265 return -ENOMEM;
3266
3267 sor->num_settings = sor->soc->num_settings;
3268
3269 np = of_parse_phandle(pdev->dev.of_node, "nvidia,dpaux", 0);
3270 if (np) {
3271 sor->aux = drm_dp_aux_find_by_of_node(np);
3272 of_node_put(np);
3273
3274 if (!sor->aux)
3275 return -EPROBE_DEFER;
3276 }
3277
3278 if (!sor->aux) {
3279 if (sor->soc->supports_hdmi) {
3280 sor->ops = &tegra_sor_hdmi_ops;
3281 sor->pad = TEGRA_IO_PAD_HDMI;
3282 } else if (sor->soc->supports_lvds) {
3283 dev_err(&pdev->dev, "LVDS not supported yet\n");
3284 return -ENODEV;
3285 } else {
3286 dev_err(&pdev->dev, "unknown (non-DP) support\n");
3287 return -ENODEV;
3288 }
3289 } else {
3290 if (sor->soc->supports_edp) {
3291 sor->ops = &tegra_sor_edp_ops;
3292 sor->pad = TEGRA_IO_PAD_LVDS;
3293 } else if (sor->soc->supports_dp) {
3294 dev_err(&pdev->dev, "DisplayPort not supported yet\n");
3295 return -ENODEV;
3296 } else {
3297 dev_err(&pdev->dev, "unknown (DP) support\n");
3298 return -ENODEV;
3299 }
3300 }
3301
3302 err = tegra_sor_parse_dt(sor);
3303 if (err < 0)
3304 return err;
3305
3306 err = tegra_output_probe(&sor->output);
3307 if (err < 0) {
3308 dev_err(&pdev->dev, "failed to probe output: %d\n", err);
3309 return err;
3310 }
3311
3312 if (sor->ops && sor->ops->probe) {
3313 err = sor->ops->probe(sor);
3314 if (err < 0) {
3315 dev_err(&pdev->dev, "failed to probe %s: %d\n",
3316 sor->ops->name, err);
3317 goto output;
3318 }
3319 }
3320
3321 regs = platform_get_resource(pdev, IORESOURCE_MEM, 0);
3322 sor->regs = devm_ioremap_resource(&pdev->dev, regs);
3323 if (IS_ERR(sor->regs)) {
3324 err = PTR_ERR(sor->regs);
3325 goto remove;
3326 }
3327
3328 err = platform_get_irq(pdev, 0);
3329 if (err < 0) {
3330 dev_err(&pdev->dev, "failed to get IRQ: %d\n", err);
3331 goto remove;
3332 }
3333
3334 sor->irq = err;
3335
3336 err = devm_request_irq(sor->dev, sor->irq, tegra_sor_irq, 0,
3337 dev_name(sor->dev), sor);
3338 if (err < 0) {
3339 dev_err(&pdev->dev, "failed to request IRQ: %d\n", err);
3340 goto remove;
3341 }
3342
3343 sor->rst = devm_reset_control_get_exclusive_released(&pdev->dev, "sor");
3344 if (IS_ERR(sor->rst)) {
3345 err = PTR_ERR(sor->rst);
3346
3347 if (err != -EBUSY || WARN_ON(!pdev->dev.pm_domain)) {
3348 dev_err(&pdev->dev, "failed to get reset control: %d\n",
3349 err);
3350 goto remove;
3351 }
3352
3353 /*
3354 * At this point, the reset control is most likely being used
3355 * by the generic power domain implementation. With any luck
3356 * the power domain will have taken care of resetting the SOR
3357 * and we don't have to do anything.
3358 */
3359 sor->rst = NULL;
3360 }
3361
3362 sor->clk = devm_clk_get(&pdev->dev, NULL);
3363 if (IS_ERR(sor->clk)) {
3364 err = PTR_ERR(sor->clk);
3365 dev_err(&pdev->dev, "failed to get module clock: %d\n", err);
3366 goto remove;
3367 }
3368
3369 if (sor->soc->supports_hdmi || sor->soc->supports_dp) {
3370 struct device_node *np = pdev->dev.of_node;
3371 const char *name;
3372
3373 /*
3374 * For backwards compatibility with Tegra210 device trees,
3375 * fall back to the old clock name "source" if the new "out"
3376 * clock is not available.
3377 */
3378 if (of_property_match_string(np, "clock-names", "out") < 0)
3379 name = "source";
3380 else
3381 name = "out";
3382
3383 sor->clk_out = devm_clk_get(&pdev->dev, name);
3384 if (IS_ERR(sor->clk_out)) {
3385 err = PTR_ERR(sor->clk_out);
3386 dev_err(sor->dev, "failed to get %s clock: %d\n",
3387 name, err);
3388 goto remove;
3389 }
3390 } else {
3391 /* fall back to the module clock on SOR0 (eDP/LVDS only) */
3392 sor->clk_out = sor->clk;
3393 }
3394
3395 sor->clk_parent = devm_clk_get(&pdev->dev, "parent");
3396 if (IS_ERR(sor->clk_parent)) {
3397 err = PTR_ERR(sor->clk_parent);
3398 dev_err(&pdev->dev, "failed to get parent clock: %d\n", err);
3399 goto remove;
3400 }
3401
3402 sor->clk_safe = devm_clk_get(&pdev->dev, "safe");
3403 if (IS_ERR(sor->clk_safe)) {
3404 err = PTR_ERR(sor->clk_safe);
3405 dev_err(&pdev->dev, "failed to get safe clock: %d\n", err);
3406 goto remove;
3407 }
3408
3409 sor->clk_dp = devm_clk_get(&pdev->dev, "dp");
3410 if (IS_ERR(sor->clk_dp)) {
3411 err = PTR_ERR(sor->clk_dp);
3412 dev_err(&pdev->dev, "failed to get DP clock: %d\n", err);
3413 goto remove;
3414 }
3415
3416 /*
3417 * Starting with Tegra186, the BPMP provides an implementation for
3418 * the pad output clock, so we have to look it up from device tree.
3419 */
3420 sor->clk_pad = devm_clk_get(&pdev->dev, "pad");
3421 if (IS_ERR(sor->clk_pad)) {
3422 if (sor->clk_pad != ERR_PTR(-ENOENT)) {
3423 err = PTR_ERR(sor->clk_pad);
3424 goto remove;
3425 }
3426
3427 /*
3428 * If the pad output clock is not available, then we assume
3429 * we're on Tegra210 or earlier and have to provide our own
3430 * implementation.
3431 */
3432 sor->clk_pad = NULL;
3433 }
3434
3435 /*
3436 * The bootloader may have set up the SOR such that it's module clock
3437 * is sourced by one of the display PLLs. However, that doesn't work
3438 * without properly having set up other bits of the SOR.
3439 */
3440 err = clk_set_parent(sor->clk_out, sor->clk_safe);
3441 if (err < 0) {
3442 dev_err(&pdev->dev, "failed to use safe clock: %d\n", err);
3443 goto remove;
3444 }
3445
3446 platform_set_drvdata(pdev, sor);
3447 pm_runtime_enable(&pdev->dev);
3448
3449 /*
3450 * On Tegra210 and earlier, provide our own implementation for the
3451 * pad output clock.
3452 */
3453 if (!sor->clk_pad) {
3454 err = pm_runtime_get_sync(&pdev->dev);
3455 if (err < 0) {
3456 dev_err(&pdev->dev, "failed to get runtime PM: %d\n",
3457 err);
3458 goto remove;
3459 }
3460
3461 sor->clk_pad = tegra_clk_sor_pad_register(sor,
3462 "sor1_pad_clkout");
3463 pm_runtime_put(&pdev->dev);
3464 }
3465
3466 if (IS_ERR(sor->clk_pad)) {
3467 err = PTR_ERR(sor->clk_pad);
3468 dev_err(&pdev->dev, "failed to register SOR pad clock: %d\n",
3469 err);
3470 goto remove;
3471 }
3472
3473 INIT_LIST_HEAD(&sor->client.list);
3474 sor->client.ops = &sor_client_ops;
3475 sor->client.dev = &pdev->dev;
3476
3477 err = host1x_client_register(&sor->client);
3478 if (err < 0) {
3479 dev_err(&pdev->dev, "failed to register host1x client: %d\n",
3480 err);
3481 goto remove;
3482 }
3483
3484 return 0;
3485
3486remove:
3487 if (sor->ops && sor->ops->remove)
3488 sor->ops->remove(sor);
3489output:
3490 tegra_output_remove(&sor->output);
3491 return err;
3492}
3493
3494static int tegra_sor_remove(struct platform_device *pdev)
3495{
3496 struct tegra_sor *sor = platform_get_drvdata(pdev);
3497 int err;
3498
3499 pm_runtime_disable(&pdev->dev);
3500
3501 err = host1x_client_unregister(&sor->client);
3502 if (err < 0) {
3503 dev_err(&pdev->dev, "failed to unregister host1x client: %d\n",
3504 err);
3505 return err;
3506 }
3507
3508 if (sor->ops && sor->ops->remove) {
3509 err = sor->ops->remove(sor);
3510 if (err < 0)
3511 dev_err(&pdev->dev, "failed to remove SOR: %d\n", err);
3512 }
3513
3514 tegra_output_remove(&sor->output);
3515
3516 return 0;
3517}
3518
3519#ifdef CONFIG_PM
3520static int tegra_sor_suspend(struct device *dev)
3521{
3522 struct tegra_sor *sor = dev_get_drvdata(dev);
3523 int err;
3524
3525 if (sor->rst) {
3526 err = reset_control_assert(sor->rst);
3527 if (err < 0) {
3528 dev_err(dev, "failed to assert reset: %d\n", err);
3529 return err;
3530 }
3531
3532 reset_control_release(sor->rst);
3533 }
3534
3535 usleep_range(1000, 2000);
3536
3537 clk_disable_unprepare(sor->clk);
3538
3539 return 0;
3540}
3541
3542static int tegra_sor_resume(struct device *dev)
3543{
3544 struct tegra_sor *sor = dev_get_drvdata(dev);
3545 int err;
3546
3547 err = clk_prepare_enable(sor->clk);
3548 if (err < 0) {
3549 dev_err(dev, "failed to enable clock: %d\n", err);
3550 return err;
3551 }
3552
3553 usleep_range(1000, 2000);
3554
3555 if (sor->rst) {
3556 err = reset_control_acquire(sor->rst);
3557 if (err < 0) {
3558 dev_err(dev, "failed to acquire reset: %d\n", err);
3559 clk_disable_unprepare(sor->clk);
3560 return err;
3561 }
3562
3563 err = reset_control_deassert(sor->rst);
3564 if (err < 0) {
3565 dev_err(dev, "failed to deassert reset: %d\n", err);
3566 reset_control_release(sor->rst);
3567 clk_disable_unprepare(sor->clk);
3568 return err;
3569 }
3570 }
3571
3572 return 0;
3573}
3574#endif
3575
3576static const struct dev_pm_ops tegra_sor_pm_ops = {
3577 SET_RUNTIME_PM_OPS(tegra_sor_suspend, tegra_sor_resume, NULL)
3578};
3579
3580struct platform_driver tegra_sor_driver = {
3581 .driver = {
3582 .name = "tegra-sor",
3583 .of_match_table = tegra_sor_of_match,
3584 .pm = &tegra_sor_pm_ops,
3585 },
3586 .probe = tegra_sor_probe,
3587 .remove = tegra_sor_remove,
3588};
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright (C) 2013 NVIDIA Corporation
4 */
5
6#include <linux/clk.h>
7#include <linux/clk-provider.h>
8#include <linux/debugfs.h>
9#include <linux/io.h>
10#include <linux/module.h>
11#include <linux/of.h>
12#include <linux/platform_device.h>
13#include <linux/pm_runtime.h>
14#include <linux/regulator/consumer.h>
15#include <linux/reset.h>
16
17#include <soc/tegra/pmc.h>
18
19#include <drm/display/drm_dp_helper.h>
20#include <drm/display/drm_scdc_helper.h>
21#include <drm/drm_atomic_helper.h>
22#include <drm/drm_debugfs.h>
23#include <drm/drm_eld.h>
24#include <drm/drm_file.h>
25#include <drm/drm_panel.h>
26#include <drm/drm_simple_kms_helper.h>
27
28#include "dc.h"
29#include "dp.h"
30#include "drm.h"
31#include "hda.h"
32#include "sor.h"
33#include "trace.h"
34
35#define SOR_REKEY 0x38
36
37struct tegra_sor_hdmi_settings {
38 unsigned long frequency;
39
40 u8 vcocap;
41 u8 filter;
42 u8 ichpmp;
43 u8 loadadj;
44 u8 tmds_termadj;
45 u8 tx_pu_value;
46 u8 bg_temp_coef;
47 u8 bg_vref_level;
48 u8 avdd10_level;
49 u8 avdd14_level;
50 u8 sparepll;
51
52 u8 drive_current[4];
53 u8 preemphasis[4];
54};
55
56#if 1
57static const struct tegra_sor_hdmi_settings tegra210_sor_hdmi_defaults[] = {
58 {
59 .frequency = 54000000,
60 .vcocap = 0x0,
61 .filter = 0x0,
62 .ichpmp = 0x1,
63 .loadadj = 0x3,
64 .tmds_termadj = 0x9,
65 .tx_pu_value = 0x10,
66 .bg_temp_coef = 0x3,
67 .bg_vref_level = 0x8,
68 .avdd10_level = 0x4,
69 .avdd14_level = 0x4,
70 .sparepll = 0x0,
71 .drive_current = { 0x33, 0x3a, 0x3a, 0x3a },
72 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
73 }, {
74 .frequency = 75000000,
75 .vcocap = 0x3,
76 .filter = 0x0,
77 .ichpmp = 0x1,
78 .loadadj = 0x3,
79 .tmds_termadj = 0x9,
80 .tx_pu_value = 0x40,
81 .bg_temp_coef = 0x3,
82 .bg_vref_level = 0x8,
83 .avdd10_level = 0x4,
84 .avdd14_level = 0x4,
85 .sparepll = 0x0,
86 .drive_current = { 0x33, 0x3a, 0x3a, 0x3a },
87 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
88 }, {
89 .frequency = 150000000,
90 .vcocap = 0x3,
91 .filter = 0x0,
92 .ichpmp = 0x1,
93 .loadadj = 0x3,
94 .tmds_termadj = 0x9,
95 .tx_pu_value = 0x66,
96 .bg_temp_coef = 0x3,
97 .bg_vref_level = 0x8,
98 .avdd10_level = 0x4,
99 .avdd14_level = 0x4,
100 .sparepll = 0x0,
101 .drive_current = { 0x33, 0x3a, 0x3a, 0x3a },
102 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
103 }, {
104 .frequency = 300000000,
105 .vcocap = 0x3,
106 .filter = 0x0,
107 .ichpmp = 0x1,
108 .loadadj = 0x3,
109 .tmds_termadj = 0x9,
110 .tx_pu_value = 0x66,
111 .bg_temp_coef = 0x3,
112 .bg_vref_level = 0xa,
113 .avdd10_level = 0x4,
114 .avdd14_level = 0x4,
115 .sparepll = 0x0,
116 .drive_current = { 0x33, 0x3f, 0x3f, 0x3f },
117 .preemphasis = { 0x00, 0x17, 0x17, 0x17 },
118 }, {
119 .frequency = 600000000,
120 .vcocap = 0x3,
121 .filter = 0x0,
122 .ichpmp = 0x1,
123 .loadadj = 0x3,
124 .tmds_termadj = 0x9,
125 .tx_pu_value = 0x66,
126 .bg_temp_coef = 0x3,
127 .bg_vref_level = 0x8,
128 .avdd10_level = 0x4,
129 .avdd14_level = 0x4,
130 .sparepll = 0x0,
131 .drive_current = { 0x33, 0x3f, 0x3f, 0x3f },
132 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
133 },
134};
135#else
136static const struct tegra_sor_hdmi_settings tegra210_sor_hdmi_defaults[] = {
137 {
138 .frequency = 75000000,
139 .vcocap = 0x3,
140 .filter = 0x0,
141 .ichpmp = 0x1,
142 .loadadj = 0x3,
143 .tmds_termadj = 0x9,
144 .tx_pu_value = 0x40,
145 .bg_temp_coef = 0x3,
146 .bg_vref_level = 0x8,
147 .avdd10_level = 0x4,
148 .avdd14_level = 0x4,
149 .sparepll = 0x0,
150 .drive_current = { 0x29, 0x29, 0x29, 0x29 },
151 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
152 }, {
153 .frequency = 150000000,
154 .vcocap = 0x3,
155 .filter = 0x0,
156 .ichpmp = 0x1,
157 .loadadj = 0x3,
158 .tmds_termadj = 0x9,
159 .tx_pu_value = 0x66,
160 .bg_temp_coef = 0x3,
161 .bg_vref_level = 0x8,
162 .avdd10_level = 0x4,
163 .avdd14_level = 0x4,
164 .sparepll = 0x0,
165 .drive_current = { 0x30, 0x37, 0x37, 0x37 },
166 .preemphasis = { 0x01, 0x02, 0x02, 0x02 },
167 }, {
168 .frequency = 300000000,
169 .vcocap = 0x3,
170 .filter = 0x0,
171 .ichpmp = 0x6,
172 .loadadj = 0x3,
173 .tmds_termadj = 0x9,
174 .tx_pu_value = 0x66,
175 .bg_temp_coef = 0x3,
176 .bg_vref_level = 0xf,
177 .avdd10_level = 0x4,
178 .avdd14_level = 0x4,
179 .sparepll = 0x0,
180 .drive_current = { 0x30, 0x37, 0x37, 0x37 },
181 .preemphasis = { 0x10, 0x3e, 0x3e, 0x3e },
182 }, {
183 .frequency = 600000000,
184 .vcocap = 0x3,
185 .filter = 0x0,
186 .ichpmp = 0xa,
187 .loadadj = 0x3,
188 .tmds_termadj = 0xb,
189 .tx_pu_value = 0x66,
190 .bg_temp_coef = 0x3,
191 .bg_vref_level = 0xe,
192 .avdd10_level = 0x4,
193 .avdd14_level = 0x4,
194 .sparepll = 0x0,
195 .drive_current = { 0x35, 0x3e, 0x3e, 0x3e },
196 .preemphasis = { 0x02, 0x3f, 0x3f, 0x3f },
197 },
198};
199#endif
200
201static const struct tegra_sor_hdmi_settings tegra186_sor_hdmi_defaults[] = {
202 {
203 .frequency = 54000000,
204 .vcocap = 0,
205 .filter = 5,
206 .ichpmp = 5,
207 .loadadj = 3,
208 .tmds_termadj = 0xf,
209 .tx_pu_value = 0,
210 .bg_temp_coef = 3,
211 .bg_vref_level = 8,
212 .avdd10_level = 4,
213 .avdd14_level = 4,
214 .sparepll = 0x54,
215 .drive_current = { 0x3a, 0x3a, 0x3a, 0x33 },
216 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
217 }, {
218 .frequency = 75000000,
219 .vcocap = 1,
220 .filter = 5,
221 .ichpmp = 5,
222 .loadadj = 3,
223 .tmds_termadj = 0xf,
224 .tx_pu_value = 0,
225 .bg_temp_coef = 3,
226 .bg_vref_level = 8,
227 .avdd10_level = 4,
228 .avdd14_level = 4,
229 .sparepll = 0x44,
230 .drive_current = { 0x3a, 0x3a, 0x3a, 0x33 },
231 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
232 }, {
233 .frequency = 150000000,
234 .vcocap = 3,
235 .filter = 5,
236 .ichpmp = 5,
237 .loadadj = 3,
238 .tmds_termadj = 15,
239 .tx_pu_value = 0x66 /* 0 */,
240 .bg_temp_coef = 3,
241 .bg_vref_level = 8,
242 .avdd10_level = 4,
243 .avdd14_level = 4,
244 .sparepll = 0x00, /* 0x34 */
245 .drive_current = { 0x3a, 0x3a, 0x3a, 0x37 },
246 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
247 }, {
248 .frequency = 300000000,
249 .vcocap = 3,
250 .filter = 5,
251 .ichpmp = 5,
252 .loadadj = 3,
253 .tmds_termadj = 15,
254 .tx_pu_value = 64,
255 .bg_temp_coef = 3,
256 .bg_vref_level = 8,
257 .avdd10_level = 4,
258 .avdd14_level = 4,
259 .sparepll = 0x34,
260 .drive_current = { 0x3d, 0x3d, 0x3d, 0x33 },
261 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
262 }, {
263 .frequency = 600000000,
264 .vcocap = 3,
265 .filter = 5,
266 .ichpmp = 5,
267 .loadadj = 3,
268 .tmds_termadj = 12,
269 .tx_pu_value = 96,
270 .bg_temp_coef = 3,
271 .bg_vref_level = 8,
272 .avdd10_level = 4,
273 .avdd14_level = 4,
274 .sparepll = 0x34,
275 .drive_current = { 0x3d, 0x3d, 0x3d, 0x33 },
276 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
277 }
278};
279
280static const struct tegra_sor_hdmi_settings tegra194_sor_hdmi_defaults[] = {
281 {
282 .frequency = 54000000,
283 .vcocap = 0,
284 .filter = 5,
285 .ichpmp = 5,
286 .loadadj = 3,
287 .tmds_termadj = 0xf,
288 .tx_pu_value = 0,
289 .bg_temp_coef = 3,
290 .bg_vref_level = 8,
291 .avdd10_level = 4,
292 .avdd14_level = 4,
293 .sparepll = 0x54,
294 .drive_current = { 0x3a, 0x3a, 0x3a, 0x33 },
295 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
296 }, {
297 .frequency = 75000000,
298 .vcocap = 1,
299 .filter = 5,
300 .ichpmp = 5,
301 .loadadj = 3,
302 .tmds_termadj = 0xf,
303 .tx_pu_value = 0,
304 .bg_temp_coef = 3,
305 .bg_vref_level = 8,
306 .avdd10_level = 4,
307 .avdd14_level = 4,
308 .sparepll = 0x44,
309 .drive_current = { 0x3a, 0x3a, 0x3a, 0x33 },
310 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
311 }, {
312 .frequency = 150000000,
313 .vcocap = 3,
314 .filter = 5,
315 .ichpmp = 5,
316 .loadadj = 3,
317 .tmds_termadj = 15,
318 .tx_pu_value = 0x66 /* 0 */,
319 .bg_temp_coef = 3,
320 .bg_vref_level = 8,
321 .avdd10_level = 4,
322 .avdd14_level = 4,
323 .sparepll = 0x00, /* 0x34 */
324 .drive_current = { 0x3a, 0x3a, 0x3a, 0x37 },
325 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
326 }, {
327 .frequency = 300000000,
328 .vcocap = 3,
329 .filter = 5,
330 .ichpmp = 5,
331 .loadadj = 3,
332 .tmds_termadj = 15,
333 .tx_pu_value = 64,
334 .bg_temp_coef = 3,
335 .bg_vref_level = 8,
336 .avdd10_level = 4,
337 .avdd14_level = 4,
338 .sparepll = 0x34,
339 .drive_current = { 0x3d, 0x3d, 0x3d, 0x33 },
340 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
341 }, {
342 .frequency = 600000000,
343 .vcocap = 3,
344 .filter = 5,
345 .ichpmp = 5,
346 .loadadj = 3,
347 .tmds_termadj = 12,
348 .tx_pu_value = 96,
349 .bg_temp_coef = 3,
350 .bg_vref_level = 8,
351 .avdd10_level = 4,
352 .avdd14_level = 4,
353 .sparepll = 0x34,
354 .drive_current = { 0x3d, 0x3d, 0x3d, 0x33 },
355 .preemphasis = { 0x00, 0x00, 0x00, 0x00 },
356 }
357};
358
359struct tegra_sor_regs {
360 unsigned int head_state0;
361 unsigned int head_state1;
362 unsigned int head_state2;
363 unsigned int head_state3;
364 unsigned int head_state4;
365 unsigned int head_state5;
366 unsigned int pll0;
367 unsigned int pll1;
368 unsigned int pll2;
369 unsigned int pll3;
370 unsigned int dp_padctl0;
371 unsigned int dp_padctl2;
372};
373
374struct tegra_sor_soc {
375 bool supports_lvds;
376 bool supports_hdmi;
377 bool supports_dp;
378 bool supports_audio;
379 bool supports_hdcp;
380
381 const struct tegra_sor_regs *regs;
382 bool has_nvdisplay;
383
384 const struct tegra_sor_hdmi_settings *settings;
385 unsigned int num_settings;
386
387 const u8 *xbar_cfg;
388 const u8 *lane_map;
389
390 const u8 (*voltage_swing)[4][4];
391 const u8 (*pre_emphasis)[4][4];
392 const u8 (*post_cursor)[4][4];
393 const u8 (*tx_pu)[4][4];
394};
395
396struct tegra_sor;
397
398struct tegra_sor_ops {
399 const char *name;
400 int (*probe)(struct tegra_sor *sor);
401 void (*audio_enable)(struct tegra_sor *sor);
402 void (*audio_disable)(struct tegra_sor *sor);
403};
404
405struct tegra_sor {
406 struct host1x_client client;
407 struct tegra_output output;
408 struct device *dev;
409
410 const struct tegra_sor_soc *soc;
411 void __iomem *regs;
412 unsigned int index;
413 unsigned int irq;
414
415 struct reset_control *rst;
416 struct clk *clk_parent;
417 struct clk *clk_safe;
418 struct clk *clk_out;
419 struct clk *clk_pad;
420 struct clk *clk_dp;
421 struct clk *clk;
422
423 u8 xbar_cfg[5];
424
425 struct drm_dp_link link;
426 struct drm_dp_aux *aux;
427
428 struct drm_info_list *debugfs_files;
429
430 const struct tegra_sor_ops *ops;
431 enum tegra_io_pad pad;
432
433 /* for HDMI 2.0 */
434 struct tegra_sor_hdmi_settings *settings;
435 unsigned int num_settings;
436
437 struct regulator *avdd_io_supply;
438 struct regulator *vdd_pll_supply;
439 struct regulator *hdmi_supply;
440
441 struct delayed_work scdc;
442 bool scdc_enabled;
443
444 struct tegra_hda_format format;
445};
446
447struct tegra_sor_state {
448 struct drm_connector_state base;
449
450 unsigned int link_speed;
451 unsigned long pclk;
452 unsigned int bpc;
453};
454
455static inline struct tegra_sor_state *
456to_sor_state(struct drm_connector_state *state)
457{
458 return container_of(state, struct tegra_sor_state, base);
459}
460
461struct tegra_sor_config {
462 u32 bits_per_pixel;
463
464 u32 active_polarity;
465 u32 active_count;
466 u32 tu_size;
467 u32 active_frac;
468 u32 watermark;
469
470 u32 hblank_symbols;
471 u32 vblank_symbols;
472};
473
474static inline struct tegra_sor *
475host1x_client_to_sor(struct host1x_client *client)
476{
477 return container_of(client, struct tegra_sor, client);
478}
479
480static inline struct tegra_sor *to_sor(struct tegra_output *output)
481{
482 return container_of(output, struct tegra_sor, output);
483}
484
485static inline u32 tegra_sor_readl(struct tegra_sor *sor, unsigned int offset)
486{
487 u32 value = readl(sor->regs + (offset << 2));
488
489 trace_sor_readl(sor->dev, offset, value);
490
491 return value;
492}
493
494static inline void tegra_sor_writel(struct tegra_sor *sor, u32 value,
495 unsigned int offset)
496{
497 trace_sor_writel(sor->dev, offset, value);
498 writel(value, sor->regs + (offset << 2));
499}
500
501static int tegra_sor_set_parent_clock(struct tegra_sor *sor, struct clk *parent)
502{
503 int err;
504
505 clk_disable_unprepare(sor->clk);
506
507 err = clk_set_parent(sor->clk_out, parent);
508 if (err < 0)
509 return err;
510
511 err = clk_prepare_enable(sor->clk);
512 if (err < 0)
513 return err;
514
515 return 0;
516}
517
518struct tegra_clk_sor_pad {
519 struct clk_hw hw;
520 struct tegra_sor *sor;
521};
522
523static inline struct tegra_clk_sor_pad *to_pad(struct clk_hw *hw)
524{
525 return container_of(hw, struct tegra_clk_sor_pad, hw);
526}
527
528static const char * const tegra_clk_sor_pad_parents[2][2] = {
529 { "pll_d_out0", "pll_dp" },
530 { "pll_d2_out0", "pll_dp" },
531};
532
533/*
534 * Implementing ->set_parent() here isn't really required because the parent
535 * will be explicitly selected in the driver code via the DP_CLK_SEL mux in
536 * the SOR_CLK_CNTRL register. This is primarily for compatibility with the
537 * Tegra186 and later SoC generations where the BPMP implements this clock
538 * and doesn't expose the mux via the common clock framework.
539 */
540
541static int tegra_clk_sor_pad_set_parent(struct clk_hw *hw, u8 index)
542{
543 struct tegra_clk_sor_pad *pad = to_pad(hw);
544 struct tegra_sor *sor = pad->sor;
545 u32 value;
546
547 value = tegra_sor_readl(sor, SOR_CLK_CNTRL);
548 value &= ~SOR_CLK_CNTRL_DP_CLK_SEL_MASK;
549
550 switch (index) {
551 case 0:
552 value |= SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_PCLK;
553 break;
554
555 case 1:
556 value |= SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_DPCLK;
557 break;
558 }
559
560 tegra_sor_writel(sor, value, SOR_CLK_CNTRL);
561
562 return 0;
563}
564
565static u8 tegra_clk_sor_pad_get_parent(struct clk_hw *hw)
566{
567 struct tegra_clk_sor_pad *pad = to_pad(hw);
568 struct tegra_sor *sor = pad->sor;
569 u8 parent = U8_MAX;
570 u32 value;
571
572 value = tegra_sor_readl(sor, SOR_CLK_CNTRL);
573
574 switch (value & SOR_CLK_CNTRL_DP_CLK_SEL_MASK) {
575 case SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_PCLK:
576 case SOR_CLK_CNTRL_DP_CLK_SEL_DIFF_PCLK:
577 parent = 0;
578 break;
579
580 case SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_DPCLK:
581 case SOR_CLK_CNTRL_DP_CLK_SEL_DIFF_DPCLK:
582 parent = 1;
583 break;
584 }
585
586 return parent;
587}
588
589static const struct clk_ops tegra_clk_sor_pad_ops = {
590 .determine_rate = clk_hw_determine_rate_no_reparent,
591 .set_parent = tegra_clk_sor_pad_set_parent,
592 .get_parent = tegra_clk_sor_pad_get_parent,
593};
594
595static struct clk *tegra_clk_sor_pad_register(struct tegra_sor *sor,
596 const char *name)
597{
598 struct tegra_clk_sor_pad *pad;
599 struct clk_init_data init;
600 struct clk *clk;
601
602 pad = devm_kzalloc(sor->dev, sizeof(*pad), GFP_KERNEL);
603 if (!pad)
604 return ERR_PTR(-ENOMEM);
605
606 pad->sor = sor;
607
608 init.name = name;
609 init.flags = 0;
610 init.parent_names = tegra_clk_sor_pad_parents[sor->index];
611 init.num_parents = ARRAY_SIZE(tegra_clk_sor_pad_parents[sor->index]);
612 init.ops = &tegra_clk_sor_pad_ops;
613
614 pad->hw.init = &init;
615
616 clk = devm_clk_register(sor->dev, &pad->hw);
617
618 return clk;
619}
620
621static void tegra_sor_filter_rates(struct tegra_sor *sor)
622{
623 struct drm_dp_link *link = &sor->link;
624 unsigned int i;
625
626 /* Tegra only supports RBR, HBR and HBR2 */
627 for (i = 0; i < link->num_rates; i++) {
628 switch (link->rates[i]) {
629 case 1620000:
630 case 2700000:
631 case 5400000:
632 break;
633
634 default:
635 DRM_DEBUG_KMS("link rate %lu kHz not supported\n",
636 link->rates[i]);
637 link->rates[i] = 0;
638 break;
639 }
640 }
641
642 drm_dp_link_update_rates(link);
643}
644
645static int tegra_sor_power_up_lanes(struct tegra_sor *sor, unsigned int lanes)
646{
647 unsigned long timeout;
648 u32 value;
649
650 /*
651 * Clear or set the PD_TXD bit corresponding to each lane, depending
652 * on whether it is used or not.
653 */
654 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
655
656 if (lanes <= 2)
657 value &= ~(SOR_DP_PADCTL_PD_TXD(sor->soc->lane_map[3]) |
658 SOR_DP_PADCTL_PD_TXD(sor->soc->lane_map[2]));
659 else
660 value |= SOR_DP_PADCTL_PD_TXD(sor->soc->lane_map[3]) |
661 SOR_DP_PADCTL_PD_TXD(sor->soc->lane_map[2]);
662
663 if (lanes <= 1)
664 value &= ~SOR_DP_PADCTL_PD_TXD(sor->soc->lane_map[1]);
665 else
666 value |= SOR_DP_PADCTL_PD_TXD(sor->soc->lane_map[1]);
667
668 if (lanes == 0)
669 value &= ~SOR_DP_PADCTL_PD_TXD(sor->soc->lane_map[0]);
670 else
671 value |= SOR_DP_PADCTL_PD_TXD(sor->soc->lane_map[0]);
672
673 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
674
675 /* start lane sequencer */
676 value = SOR_LANE_SEQ_CTL_TRIGGER | SOR_LANE_SEQ_CTL_SEQUENCE_DOWN |
677 SOR_LANE_SEQ_CTL_POWER_STATE_UP;
678 tegra_sor_writel(sor, value, SOR_LANE_SEQ_CTL);
679
680 timeout = jiffies + msecs_to_jiffies(250);
681
682 while (time_before(jiffies, timeout)) {
683 value = tegra_sor_readl(sor, SOR_LANE_SEQ_CTL);
684 if ((value & SOR_LANE_SEQ_CTL_TRIGGER) == 0)
685 break;
686
687 usleep_range(250, 1000);
688 }
689
690 if ((value & SOR_LANE_SEQ_CTL_TRIGGER) != 0)
691 return -ETIMEDOUT;
692
693 return 0;
694}
695
696static int tegra_sor_power_down_lanes(struct tegra_sor *sor)
697{
698 unsigned long timeout;
699 u32 value;
700
701 /* power down all lanes */
702 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
703 value &= ~(SOR_DP_PADCTL_PD_TXD_3 | SOR_DP_PADCTL_PD_TXD_0 |
704 SOR_DP_PADCTL_PD_TXD_1 | SOR_DP_PADCTL_PD_TXD_2);
705 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
706
707 /* start lane sequencer */
708 value = SOR_LANE_SEQ_CTL_TRIGGER | SOR_LANE_SEQ_CTL_SEQUENCE_UP |
709 SOR_LANE_SEQ_CTL_POWER_STATE_DOWN;
710 tegra_sor_writel(sor, value, SOR_LANE_SEQ_CTL);
711
712 timeout = jiffies + msecs_to_jiffies(250);
713
714 while (time_before(jiffies, timeout)) {
715 value = tegra_sor_readl(sor, SOR_LANE_SEQ_CTL);
716 if ((value & SOR_LANE_SEQ_CTL_TRIGGER) == 0)
717 break;
718
719 usleep_range(25, 100);
720 }
721
722 if ((value & SOR_LANE_SEQ_CTL_TRIGGER) != 0)
723 return -ETIMEDOUT;
724
725 return 0;
726}
727
728static void tegra_sor_dp_precharge(struct tegra_sor *sor, unsigned int lanes)
729{
730 u32 value;
731
732 /* pre-charge all used lanes */
733 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
734
735 if (lanes <= 2)
736 value &= ~(SOR_DP_PADCTL_CM_TXD(sor->soc->lane_map[3]) |
737 SOR_DP_PADCTL_CM_TXD(sor->soc->lane_map[2]));
738 else
739 value |= SOR_DP_PADCTL_CM_TXD(sor->soc->lane_map[3]) |
740 SOR_DP_PADCTL_CM_TXD(sor->soc->lane_map[2]);
741
742 if (lanes <= 1)
743 value &= ~SOR_DP_PADCTL_CM_TXD(sor->soc->lane_map[1]);
744 else
745 value |= SOR_DP_PADCTL_CM_TXD(sor->soc->lane_map[1]);
746
747 if (lanes == 0)
748 value &= ~SOR_DP_PADCTL_CM_TXD(sor->soc->lane_map[0]);
749 else
750 value |= SOR_DP_PADCTL_CM_TXD(sor->soc->lane_map[0]);
751
752 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
753
754 usleep_range(15, 100);
755
756 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
757 value &= ~(SOR_DP_PADCTL_CM_TXD_3 | SOR_DP_PADCTL_CM_TXD_2 |
758 SOR_DP_PADCTL_CM_TXD_1 | SOR_DP_PADCTL_CM_TXD_0);
759 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
760}
761
762static void tegra_sor_dp_term_calibrate(struct tegra_sor *sor)
763{
764 u32 mask = 0x08, adj = 0, value;
765
766 /* enable pad calibration logic */
767 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
768 value &= ~SOR_DP_PADCTL_PAD_CAL_PD;
769 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
770
771 value = tegra_sor_readl(sor, sor->soc->regs->pll1);
772 value |= SOR_PLL1_TMDS_TERM;
773 tegra_sor_writel(sor, value, sor->soc->regs->pll1);
774
775 while (mask) {
776 adj |= mask;
777
778 value = tegra_sor_readl(sor, sor->soc->regs->pll1);
779 value &= ~SOR_PLL1_TMDS_TERMADJ_MASK;
780 value |= SOR_PLL1_TMDS_TERMADJ(adj);
781 tegra_sor_writel(sor, value, sor->soc->regs->pll1);
782
783 usleep_range(100, 200);
784
785 value = tegra_sor_readl(sor, sor->soc->regs->pll1);
786 if (value & SOR_PLL1_TERM_COMPOUT)
787 adj &= ~mask;
788
789 mask >>= 1;
790 }
791
792 value = tegra_sor_readl(sor, sor->soc->regs->pll1);
793 value &= ~SOR_PLL1_TMDS_TERMADJ_MASK;
794 value |= SOR_PLL1_TMDS_TERMADJ(adj);
795 tegra_sor_writel(sor, value, sor->soc->regs->pll1);
796
797 /* disable pad calibration logic */
798 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
799 value |= SOR_DP_PADCTL_PAD_CAL_PD;
800 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
801}
802
803static int tegra_sor_dp_link_apply_training(struct drm_dp_link *link)
804{
805 struct tegra_sor *sor = container_of(link, struct tegra_sor, link);
806 u32 voltage_swing = 0, pre_emphasis = 0, post_cursor = 0;
807 const struct tegra_sor_soc *soc = sor->soc;
808 u32 pattern = 0, tx_pu = 0, value;
809 unsigned int i;
810
811 for (value = 0, i = 0; i < link->lanes; i++) {
812 u8 vs = link->train.request.voltage_swing[i];
813 u8 pe = link->train.request.pre_emphasis[i];
814 u8 pc = link->train.request.post_cursor[i];
815 u8 shift = sor->soc->lane_map[i] << 3;
816
817 voltage_swing |= soc->voltage_swing[pc][vs][pe] << shift;
818 pre_emphasis |= soc->pre_emphasis[pc][vs][pe] << shift;
819 post_cursor |= soc->post_cursor[pc][vs][pe] << shift;
820
821 if (sor->soc->tx_pu[pc][vs][pe] > tx_pu)
822 tx_pu = sor->soc->tx_pu[pc][vs][pe];
823
824 switch (link->train.pattern) {
825 case DP_TRAINING_PATTERN_DISABLE:
826 value = SOR_DP_TPG_SCRAMBLER_GALIOS |
827 SOR_DP_TPG_PATTERN_NONE;
828 break;
829
830 case DP_TRAINING_PATTERN_1:
831 value = SOR_DP_TPG_SCRAMBLER_NONE |
832 SOR_DP_TPG_PATTERN_TRAIN1;
833 break;
834
835 case DP_TRAINING_PATTERN_2:
836 value = SOR_DP_TPG_SCRAMBLER_NONE |
837 SOR_DP_TPG_PATTERN_TRAIN2;
838 break;
839
840 case DP_TRAINING_PATTERN_3:
841 value = SOR_DP_TPG_SCRAMBLER_NONE |
842 SOR_DP_TPG_PATTERN_TRAIN3;
843 break;
844
845 default:
846 return -EINVAL;
847 }
848
849 if (link->caps.channel_coding)
850 value |= SOR_DP_TPG_CHANNEL_CODING;
851
852 pattern = pattern << 8 | value;
853 }
854
855 tegra_sor_writel(sor, voltage_swing, SOR_LANE_DRIVE_CURRENT0);
856 tegra_sor_writel(sor, pre_emphasis, SOR_LANE_PREEMPHASIS0);
857
858 if (link->caps.tps3_supported)
859 tegra_sor_writel(sor, post_cursor, SOR_LANE_POSTCURSOR0);
860
861 tegra_sor_writel(sor, pattern, SOR_DP_TPG);
862
863 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
864 value &= ~SOR_DP_PADCTL_TX_PU_MASK;
865 value |= SOR_DP_PADCTL_TX_PU_ENABLE;
866 value |= SOR_DP_PADCTL_TX_PU(tx_pu);
867 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
868
869 usleep_range(20, 100);
870
871 return 0;
872}
873
874static int tegra_sor_dp_link_configure(struct drm_dp_link *link)
875{
876 struct tegra_sor *sor = container_of(link, struct tegra_sor, link);
877 unsigned int rate, lanes;
878 u32 value;
879 int err;
880
881 rate = drm_dp_link_rate_to_bw_code(link->rate);
882 lanes = link->lanes;
883
884 /* configure link speed and lane count */
885 value = tegra_sor_readl(sor, SOR_CLK_CNTRL);
886 value &= ~SOR_CLK_CNTRL_DP_LINK_SPEED_MASK;
887 value |= SOR_CLK_CNTRL_DP_LINK_SPEED(rate);
888 tegra_sor_writel(sor, value, SOR_CLK_CNTRL);
889
890 value = tegra_sor_readl(sor, SOR_DP_LINKCTL0);
891 value &= ~SOR_DP_LINKCTL_LANE_COUNT_MASK;
892 value |= SOR_DP_LINKCTL_LANE_COUNT(lanes);
893
894 if (link->caps.enhanced_framing)
895 value |= SOR_DP_LINKCTL_ENHANCED_FRAME;
896
897 tegra_sor_writel(sor, value, SOR_DP_LINKCTL0);
898
899 usleep_range(400, 1000);
900
901 /* configure load pulse position adjustment */
902 value = tegra_sor_readl(sor, sor->soc->regs->pll1);
903 value &= ~SOR_PLL1_LOADADJ_MASK;
904
905 switch (rate) {
906 case DP_LINK_BW_1_62:
907 value |= SOR_PLL1_LOADADJ(0x3);
908 break;
909
910 case DP_LINK_BW_2_7:
911 value |= SOR_PLL1_LOADADJ(0x4);
912 break;
913
914 case DP_LINK_BW_5_4:
915 value |= SOR_PLL1_LOADADJ(0x6);
916 break;
917 }
918
919 tegra_sor_writel(sor, value, sor->soc->regs->pll1);
920
921 /* use alternate scrambler reset for eDP */
922 value = tegra_sor_readl(sor, SOR_DP_SPARE0);
923
924 if (link->edp == 0)
925 value &= ~SOR_DP_SPARE_PANEL_INTERNAL;
926 else
927 value |= SOR_DP_SPARE_PANEL_INTERNAL;
928
929 tegra_sor_writel(sor, value, SOR_DP_SPARE0);
930
931 err = tegra_sor_power_down_lanes(sor);
932 if (err < 0) {
933 dev_err(sor->dev, "failed to power down lanes: %d\n", err);
934 return err;
935 }
936
937 /* power up and pre-charge lanes */
938 err = tegra_sor_power_up_lanes(sor, lanes);
939 if (err < 0) {
940 dev_err(sor->dev, "failed to power up %u lane%s: %d\n",
941 lanes, (lanes != 1) ? "s" : "", err);
942 return err;
943 }
944
945 tegra_sor_dp_precharge(sor, lanes);
946
947 return 0;
948}
949
950static const struct drm_dp_link_ops tegra_sor_dp_link_ops = {
951 .apply_training = tegra_sor_dp_link_apply_training,
952 .configure = tegra_sor_dp_link_configure,
953};
954
955static void tegra_sor_super_update(struct tegra_sor *sor)
956{
957 tegra_sor_writel(sor, 0, SOR_SUPER_STATE0);
958 tegra_sor_writel(sor, 1, SOR_SUPER_STATE0);
959 tegra_sor_writel(sor, 0, SOR_SUPER_STATE0);
960}
961
962static void tegra_sor_update(struct tegra_sor *sor)
963{
964 tegra_sor_writel(sor, 0, SOR_STATE0);
965 tegra_sor_writel(sor, 1, SOR_STATE0);
966 tegra_sor_writel(sor, 0, SOR_STATE0);
967}
968
969static int tegra_sor_setup_pwm(struct tegra_sor *sor, unsigned long timeout)
970{
971 u32 value;
972
973 value = tegra_sor_readl(sor, SOR_PWM_DIV);
974 value &= ~SOR_PWM_DIV_MASK;
975 value |= 0x400; /* period */
976 tegra_sor_writel(sor, value, SOR_PWM_DIV);
977
978 value = tegra_sor_readl(sor, SOR_PWM_CTL);
979 value &= ~SOR_PWM_CTL_DUTY_CYCLE_MASK;
980 value |= 0x400; /* duty cycle */
981 value &= ~SOR_PWM_CTL_CLK_SEL; /* clock source: PCLK */
982 value |= SOR_PWM_CTL_TRIGGER;
983 tegra_sor_writel(sor, value, SOR_PWM_CTL);
984
985 timeout = jiffies + msecs_to_jiffies(timeout);
986
987 while (time_before(jiffies, timeout)) {
988 value = tegra_sor_readl(sor, SOR_PWM_CTL);
989 if ((value & SOR_PWM_CTL_TRIGGER) == 0)
990 return 0;
991
992 usleep_range(25, 100);
993 }
994
995 return -ETIMEDOUT;
996}
997
998static int tegra_sor_attach(struct tegra_sor *sor)
999{
1000 unsigned long value, timeout;
1001
1002 /* wake up in normal mode */
1003 value = tegra_sor_readl(sor, SOR_SUPER_STATE1);
1004 value |= SOR_SUPER_STATE_HEAD_MODE_AWAKE;
1005 value |= SOR_SUPER_STATE_MODE_NORMAL;
1006 tegra_sor_writel(sor, value, SOR_SUPER_STATE1);
1007 tegra_sor_super_update(sor);
1008
1009 /* attach */
1010 value = tegra_sor_readl(sor, SOR_SUPER_STATE1);
1011 value |= SOR_SUPER_STATE_ATTACHED;
1012 tegra_sor_writel(sor, value, SOR_SUPER_STATE1);
1013 tegra_sor_super_update(sor);
1014
1015 timeout = jiffies + msecs_to_jiffies(250);
1016
1017 while (time_before(jiffies, timeout)) {
1018 value = tegra_sor_readl(sor, SOR_TEST);
1019 if ((value & SOR_TEST_ATTACHED) != 0)
1020 return 0;
1021
1022 usleep_range(25, 100);
1023 }
1024
1025 return -ETIMEDOUT;
1026}
1027
1028static int tegra_sor_wakeup(struct tegra_sor *sor)
1029{
1030 unsigned long value, timeout;
1031
1032 timeout = jiffies + msecs_to_jiffies(250);
1033
1034 /* wait for head to wake up */
1035 while (time_before(jiffies, timeout)) {
1036 value = tegra_sor_readl(sor, SOR_TEST);
1037 value &= SOR_TEST_HEAD_MODE_MASK;
1038
1039 if (value == SOR_TEST_HEAD_MODE_AWAKE)
1040 return 0;
1041
1042 usleep_range(25, 100);
1043 }
1044
1045 return -ETIMEDOUT;
1046}
1047
1048static int tegra_sor_power_up(struct tegra_sor *sor, unsigned long timeout)
1049{
1050 u32 value;
1051
1052 value = tegra_sor_readl(sor, SOR_PWR);
1053 value |= SOR_PWR_TRIGGER | SOR_PWR_NORMAL_STATE_PU;
1054 tegra_sor_writel(sor, value, SOR_PWR);
1055
1056 timeout = jiffies + msecs_to_jiffies(timeout);
1057
1058 while (time_before(jiffies, timeout)) {
1059 value = tegra_sor_readl(sor, SOR_PWR);
1060 if ((value & SOR_PWR_TRIGGER) == 0)
1061 return 0;
1062
1063 usleep_range(25, 100);
1064 }
1065
1066 return -ETIMEDOUT;
1067}
1068
1069struct tegra_sor_params {
1070 /* number of link clocks per line */
1071 unsigned int num_clocks;
1072 /* ratio between input and output */
1073 u64 ratio;
1074 /* precision factor */
1075 u64 precision;
1076
1077 unsigned int active_polarity;
1078 unsigned int active_count;
1079 unsigned int active_frac;
1080 unsigned int tu_size;
1081 unsigned int error;
1082};
1083
1084static int tegra_sor_compute_params(struct tegra_sor *sor,
1085 struct tegra_sor_params *params,
1086 unsigned int tu_size)
1087{
1088 u64 active_sym, active_count, frac, approx;
1089 u32 active_polarity, active_frac = 0;
1090 const u64 f = params->precision;
1091 s64 error;
1092
1093 active_sym = params->ratio * tu_size;
1094 active_count = div_u64(active_sym, f) * f;
1095 frac = active_sym - active_count;
1096
1097 /* fraction < 0.5 */
1098 if (frac >= (f / 2)) {
1099 active_polarity = 1;
1100 frac = f - frac;
1101 } else {
1102 active_polarity = 0;
1103 }
1104
1105 if (frac != 0) {
1106 frac = div_u64(f * f, frac); /* 1/fraction */
1107 if (frac <= (15 * f)) {
1108 active_frac = div_u64(frac, f);
1109
1110 /* round up */
1111 if (active_polarity)
1112 active_frac++;
1113 } else {
1114 active_frac = active_polarity ? 1 : 15;
1115 }
1116 }
1117
1118 if (active_frac == 1)
1119 active_polarity = 0;
1120
1121 if (active_polarity == 1) {
1122 if (active_frac) {
1123 approx = active_count + (active_frac * (f - 1)) * f;
1124 approx = div_u64(approx, active_frac * f);
1125 } else {
1126 approx = active_count + f;
1127 }
1128 } else {
1129 if (active_frac)
1130 approx = active_count + div_u64(f, active_frac);
1131 else
1132 approx = active_count;
1133 }
1134
1135 error = div_s64(active_sym - approx, tu_size);
1136 error *= params->num_clocks;
1137
1138 if (error <= 0 && abs(error) < params->error) {
1139 params->active_count = div_u64(active_count, f);
1140 params->active_polarity = active_polarity;
1141 params->active_frac = active_frac;
1142 params->error = abs(error);
1143 params->tu_size = tu_size;
1144
1145 if (error == 0)
1146 return true;
1147 }
1148
1149 return false;
1150}
1151
1152static int tegra_sor_compute_config(struct tegra_sor *sor,
1153 const struct drm_display_mode *mode,
1154 struct tegra_sor_config *config,
1155 struct drm_dp_link *link)
1156{
1157 const u64 f = 100000, link_rate = link->rate * 1000;
1158 const u64 pclk = (u64)mode->clock * 1000;
1159 u64 input, output, watermark, num;
1160 struct tegra_sor_params params;
1161 u32 num_syms_per_line;
1162 unsigned int i;
1163
1164 if (!link_rate || !link->lanes || !pclk || !config->bits_per_pixel)
1165 return -EINVAL;
1166
1167 input = pclk * config->bits_per_pixel;
1168 output = link_rate * 8 * link->lanes;
1169
1170 if (input >= output)
1171 return -ERANGE;
1172
1173 memset(¶ms, 0, sizeof(params));
1174 params.ratio = div64_u64(input * f, output);
1175 params.num_clocks = div_u64(link_rate * mode->hdisplay, pclk);
1176 params.precision = f;
1177 params.error = 64 * f;
1178 params.tu_size = 64;
1179
1180 for (i = params.tu_size; i >= 32; i--)
1181 if (tegra_sor_compute_params(sor, ¶ms, i))
1182 break;
1183
1184 if (params.active_frac == 0) {
1185 config->active_polarity = 0;
1186 config->active_count = params.active_count;
1187
1188 if (!params.active_polarity)
1189 config->active_count--;
1190
1191 config->tu_size = params.tu_size;
1192 config->active_frac = 1;
1193 } else {
1194 config->active_polarity = params.active_polarity;
1195 config->active_count = params.active_count;
1196 config->active_frac = params.active_frac;
1197 config->tu_size = params.tu_size;
1198 }
1199
1200 dev_dbg(sor->dev,
1201 "polarity: %d active count: %d tu size: %d active frac: %d\n",
1202 config->active_polarity, config->active_count,
1203 config->tu_size, config->active_frac);
1204
1205 watermark = params.ratio * config->tu_size * (f - params.ratio);
1206 watermark = div_u64(watermark, f);
1207
1208 watermark = div_u64(watermark + params.error, f);
1209 config->watermark = watermark + (config->bits_per_pixel / 8) + 2;
1210 num_syms_per_line = (mode->hdisplay * config->bits_per_pixel) *
1211 (link->lanes * 8);
1212
1213 if (config->watermark > 30) {
1214 config->watermark = 30;
1215 dev_err(sor->dev,
1216 "unable to compute TU size, forcing watermark to %u\n",
1217 config->watermark);
1218 } else if (config->watermark > num_syms_per_line) {
1219 config->watermark = num_syms_per_line;
1220 dev_err(sor->dev, "watermark too high, forcing to %u\n",
1221 config->watermark);
1222 }
1223
1224 /* compute the number of symbols per horizontal blanking interval */
1225 num = ((mode->htotal - mode->hdisplay) - 7) * link_rate;
1226 config->hblank_symbols = div_u64(num, pclk);
1227
1228 if (link->caps.enhanced_framing)
1229 config->hblank_symbols -= 3;
1230
1231 config->hblank_symbols -= 12 / link->lanes;
1232
1233 /* compute the number of symbols per vertical blanking interval */
1234 num = (mode->hdisplay - 25) * link_rate;
1235 config->vblank_symbols = div_u64(num, pclk);
1236 config->vblank_symbols -= 36 / link->lanes + 4;
1237
1238 dev_dbg(sor->dev, "blank symbols: H:%u V:%u\n", config->hblank_symbols,
1239 config->vblank_symbols);
1240
1241 return 0;
1242}
1243
1244static void tegra_sor_apply_config(struct tegra_sor *sor,
1245 const struct tegra_sor_config *config)
1246{
1247 u32 value;
1248
1249 value = tegra_sor_readl(sor, SOR_DP_LINKCTL0);
1250 value &= ~SOR_DP_LINKCTL_TU_SIZE_MASK;
1251 value |= SOR_DP_LINKCTL_TU_SIZE(config->tu_size);
1252 tegra_sor_writel(sor, value, SOR_DP_LINKCTL0);
1253
1254 value = tegra_sor_readl(sor, SOR_DP_CONFIG0);
1255 value &= ~SOR_DP_CONFIG_WATERMARK_MASK;
1256 value |= SOR_DP_CONFIG_WATERMARK(config->watermark);
1257
1258 value &= ~SOR_DP_CONFIG_ACTIVE_SYM_COUNT_MASK;
1259 value |= SOR_DP_CONFIG_ACTIVE_SYM_COUNT(config->active_count);
1260
1261 value &= ~SOR_DP_CONFIG_ACTIVE_SYM_FRAC_MASK;
1262 value |= SOR_DP_CONFIG_ACTIVE_SYM_FRAC(config->active_frac);
1263
1264 if (config->active_polarity)
1265 value |= SOR_DP_CONFIG_ACTIVE_SYM_POLARITY;
1266 else
1267 value &= ~SOR_DP_CONFIG_ACTIVE_SYM_POLARITY;
1268
1269 value |= SOR_DP_CONFIG_ACTIVE_SYM_ENABLE;
1270 value |= SOR_DP_CONFIG_DISPARITY_NEGATIVE;
1271 tegra_sor_writel(sor, value, SOR_DP_CONFIG0);
1272
1273 value = tegra_sor_readl(sor, SOR_DP_AUDIO_HBLANK_SYMBOLS);
1274 value &= ~SOR_DP_AUDIO_HBLANK_SYMBOLS_MASK;
1275 value |= config->hblank_symbols & 0xffff;
1276 tegra_sor_writel(sor, value, SOR_DP_AUDIO_HBLANK_SYMBOLS);
1277
1278 value = tegra_sor_readl(sor, SOR_DP_AUDIO_VBLANK_SYMBOLS);
1279 value &= ~SOR_DP_AUDIO_VBLANK_SYMBOLS_MASK;
1280 value |= config->vblank_symbols & 0xffff;
1281 tegra_sor_writel(sor, value, SOR_DP_AUDIO_VBLANK_SYMBOLS);
1282}
1283
1284static void tegra_sor_mode_set(struct tegra_sor *sor,
1285 const struct drm_display_mode *mode,
1286 struct tegra_sor_state *state)
1287{
1288 struct tegra_dc *dc = to_tegra_dc(sor->output.encoder.crtc);
1289 unsigned int vbe, vse, hbe, hse, vbs, hbs;
1290 u32 value;
1291
1292 value = tegra_sor_readl(sor, SOR_STATE1);
1293 value &= ~SOR_STATE_ASY_PIXELDEPTH_MASK;
1294 value &= ~SOR_STATE_ASY_CRC_MODE_MASK;
1295 value &= ~SOR_STATE_ASY_OWNER_MASK;
1296
1297 value |= SOR_STATE_ASY_CRC_MODE_COMPLETE |
1298 SOR_STATE_ASY_OWNER(dc->pipe + 1);
1299
1300 if (mode->flags & DRM_MODE_FLAG_PHSYNC)
1301 value &= ~SOR_STATE_ASY_HSYNCPOL;
1302
1303 if (mode->flags & DRM_MODE_FLAG_NHSYNC)
1304 value |= SOR_STATE_ASY_HSYNCPOL;
1305
1306 if (mode->flags & DRM_MODE_FLAG_PVSYNC)
1307 value &= ~SOR_STATE_ASY_VSYNCPOL;
1308
1309 if (mode->flags & DRM_MODE_FLAG_NVSYNC)
1310 value |= SOR_STATE_ASY_VSYNCPOL;
1311
1312 switch (state->bpc) {
1313 case 16:
1314 value |= SOR_STATE_ASY_PIXELDEPTH_BPP_48_444;
1315 break;
1316
1317 case 12:
1318 value |= SOR_STATE_ASY_PIXELDEPTH_BPP_36_444;
1319 break;
1320
1321 case 10:
1322 value |= SOR_STATE_ASY_PIXELDEPTH_BPP_30_444;
1323 break;
1324
1325 case 8:
1326 value |= SOR_STATE_ASY_PIXELDEPTH_BPP_24_444;
1327 break;
1328
1329 case 6:
1330 value |= SOR_STATE_ASY_PIXELDEPTH_BPP_18_444;
1331 break;
1332
1333 default:
1334 value |= SOR_STATE_ASY_PIXELDEPTH_BPP_24_444;
1335 break;
1336 }
1337
1338 tegra_sor_writel(sor, value, SOR_STATE1);
1339
1340 /*
1341 * TODO: The video timing programming below doesn't seem to match the
1342 * register definitions.
1343 */
1344
1345 value = ((mode->vtotal & 0x7fff) << 16) | (mode->htotal & 0x7fff);
1346 tegra_sor_writel(sor, value, sor->soc->regs->head_state1 + dc->pipe);
1347
1348 /* sync end = sync width - 1 */
1349 vse = mode->vsync_end - mode->vsync_start - 1;
1350 hse = mode->hsync_end - mode->hsync_start - 1;
1351
1352 value = ((vse & 0x7fff) << 16) | (hse & 0x7fff);
1353 tegra_sor_writel(sor, value, sor->soc->regs->head_state2 + dc->pipe);
1354
1355 /* blank end = sync end + back porch */
1356 vbe = vse + (mode->vtotal - mode->vsync_end);
1357 hbe = hse + (mode->htotal - mode->hsync_end);
1358
1359 value = ((vbe & 0x7fff) << 16) | (hbe & 0x7fff);
1360 tegra_sor_writel(sor, value, sor->soc->regs->head_state3 + dc->pipe);
1361
1362 /* blank start = blank end + active */
1363 vbs = vbe + mode->vdisplay;
1364 hbs = hbe + mode->hdisplay;
1365
1366 value = ((vbs & 0x7fff) << 16) | (hbs & 0x7fff);
1367 tegra_sor_writel(sor, value, sor->soc->regs->head_state4 + dc->pipe);
1368
1369 /* XXX interlacing support */
1370 tegra_sor_writel(sor, 0x001, sor->soc->regs->head_state5 + dc->pipe);
1371}
1372
1373static int tegra_sor_detach(struct tegra_sor *sor)
1374{
1375 unsigned long value, timeout;
1376
1377 /* switch to safe mode */
1378 value = tegra_sor_readl(sor, SOR_SUPER_STATE1);
1379 value &= ~SOR_SUPER_STATE_MODE_NORMAL;
1380 tegra_sor_writel(sor, value, SOR_SUPER_STATE1);
1381 tegra_sor_super_update(sor);
1382
1383 timeout = jiffies + msecs_to_jiffies(250);
1384
1385 while (time_before(jiffies, timeout)) {
1386 value = tegra_sor_readl(sor, SOR_PWR);
1387 if (value & SOR_PWR_MODE_SAFE)
1388 break;
1389 }
1390
1391 if ((value & SOR_PWR_MODE_SAFE) == 0)
1392 return -ETIMEDOUT;
1393
1394 /* go to sleep */
1395 value = tegra_sor_readl(sor, SOR_SUPER_STATE1);
1396 value &= ~SOR_SUPER_STATE_HEAD_MODE_MASK;
1397 tegra_sor_writel(sor, value, SOR_SUPER_STATE1);
1398 tegra_sor_super_update(sor);
1399
1400 /* detach */
1401 value = tegra_sor_readl(sor, SOR_SUPER_STATE1);
1402 value &= ~SOR_SUPER_STATE_ATTACHED;
1403 tegra_sor_writel(sor, value, SOR_SUPER_STATE1);
1404 tegra_sor_super_update(sor);
1405
1406 timeout = jiffies + msecs_to_jiffies(250);
1407
1408 while (time_before(jiffies, timeout)) {
1409 value = tegra_sor_readl(sor, SOR_TEST);
1410 if ((value & SOR_TEST_ATTACHED) == 0)
1411 break;
1412
1413 usleep_range(25, 100);
1414 }
1415
1416 if ((value & SOR_TEST_ATTACHED) != 0)
1417 return -ETIMEDOUT;
1418
1419 return 0;
1420}
1421
1422static int tegra_sor_power_down(struct tegra_sor *sor)
1423{
1424 unsigned long value, timeout;
1425 int err;
1426
1427 value = tegra_sor_readl(sor, SOR_PWR);
1428 value &= ~SOR_PWR_NORMAL_STATE_PU;
1429 value |= SOR_PWR_TRIGGER;
1430 tegra_sor_writel(sor, value, SOR_PWR);
1431
1432 timeout = jiffies + msecs_to_jiffies(250);
1433
1434 while (time_before(jiffies, timeout)) {
1435 value = tegra_sor_readl(sor, SOR_PWR);
1436 if ((value & SOR_PWR_TRIGGER) == 0)
1437 return 0;
1438
1439 usleep_range(25, 100);
1440 }
1441
1442 if ((value & SOR_PWR_TRIGGER) != 0)
1443 return -ETIMEDOUT;
1444
1445 /* switch to safe parent clock */
1446 err = tegra_sor_set_parent_clock(sor, sor->clk_safe);
1447 if (err < 0) {
1448 dev_err(sor->dev, "failed to set safe parent clock: %d\n", err);
1449 return err;
1450 }
1451
1452 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
1453 value |= SOR_PLL2_PORT_POWERDOWN;
1454 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
1455
1456 usleep_range(20, 100);
1457
1458 value = tegra_sor_readl(sor, sor->soc->regs->pll0);
1459 value |= SOR_PLL0_VCOPD | SOR_PLL0_PWR;
1460 tegra_sor_writel(sor, value, sor->soc->regs->pll0);
1461
1462 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
1463 value |= SOR_PLL2_SEQ_PLLCAPPD;
1464 value |= SOR_PLL2_SEQ_PLLCAPPD_ENFORCE;
1465 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
1466
1467 usleep_range(20, 100);
1468
1469 return 0;
1470}
1471
1472static int tegra_sor_crc_wait(struct tegra_sor *sor, unsigned long timeout)
1473{
1474 u32 value;
1475
1476 timeout = jiffies + msecs_to_jiffies(timeout);
1477
1478 while (time_before(jiffies, timeout)) {
1479 value = tegra_sor_readl(sor, SOR_CRCA);
1480 if (value & SOR_CRCA_VALID)
1481 return 0;
1482
1483 usleep_range(100, 200);
1484 }
1485
1486 return -ETIMEDOUT;
1487}
1488
1489static int tegra_sor_show_crc(struct seq_file *s, void *data)
1490{
1491 struct drm_info_node *node = s->private;
1492 struct tegra_sor *sor = node->info_ent->data;
1493 struct drm_crtc *crtc = sor->output.encoder.crtc;
1494 struct drm_device *drm = node->minor->dev;
1495 int err = 0;
1496 u32 value;
1497
1498 drm_modeset_lock_all(drm);
1499
1500 if (!crtc || !crtc->state->active) {
1501 err = -EBUSY;
1502 goto unlock;
1503 }
1504
1505 value = tegra_sor_readl(sor, SOR_STATE1);
1506 value &= ~SOR_STATE_ASY_CRC_MODE_MASK;
1507 tegra_sor_writel(sor, value, SOR_STATE1);
1508
1509 value = tegra_sor_readl(sor, SOR_CRC_CNTRL);
1510 value |= SOR_CRC_CNTRL_ENABLE;
1511 tegra_sor_writel(sor, value, SOR_CRC_CNTRL);
1512
1513 value = tegra_sor_readl(sor, SOR_TEST);
1514 value &= ~SOR_TEST_CRC_POST_SERIALIZE;
1515 tegra_sor_writel(sor, value, SOR_TEST);
1516
1517 err = tegra_sor_crc_wait(sor, 100);
1518 if (err < 0)
1519 goto unlock;
1520
1521 tegra_sor_writel(sor, SOR_CRCA_RESET, SOR_CRCA);
1522 value = tegra_sor_readl(sor, SOR_CRCB);
1523
1524 seq_printf(s, "%08x\n", value);
1525
1526unlock:
1527 drm_modeset_unlock_all(drm);
1528 return err;
1529}
1530
1531#define DEBUGFS_REG32(_name) { .name = #_name, .offset = _name }
1532
1533static const struct debugfs_reg32 tegra_sor_regs[] = {
1534 DEBUGFS_REG32(SOR_CTXSW),
1535 DEBUGFS_REG32(SOR_SUPER_STATE0),
1536 DEBUGFS_REG32(SOR_SUPER_STATE1),
1537 DEBUGFS_REG32(SOR_STATE0),
1538 DEBUGFS_REG32(SOR_STATE1),
1539 DEBUGFS_REG32(SOR_HEAD_STATE0(0)),
1540 DEBUGFS_REG32(SOR_HEAD_STATE0(1)),
1541 DEBUGFS_REG32(SOR_HEAD_STATE1(0)),
1542 DEBUGFS_REG32(SOR_HEAD_STATE1(1)),
1543 DEBUGFS_REG32(SOR_HEAD_STATE2(0)),
1544 DEBUGFS_REG32(SOR_HEAD_STATE2(1)),
1545 DEBUGFS_REG32(SOR_HEAD_STATE3(0)),
1546 DEBUGFS_REG32(SOR_HEAD_STATE3(1)),
1547 DEBUGFS_REG32(SOR_HEAD_STATE4(0)),
1548 DEBUGFS_REG32(SOR_HEAD_STATE4(1)),
1549 DEBUGFS_REG32(SOR_HEAD_STATE5(0)),
1550 DEBUGFS_REG32(SOR_HEAD_STATE5(1)),
1551 DEBUGFS_REG32(SOR_CRC_CNTRL),
1552 DEBUGFS_REG32(SOR_DP_DEBUG_MVID),
1553 DEBUGFS_REG32(SOR_CLK_CNTRL),
1554 DEBUGFS_REG32(SOR_CAP),
1555 DEBUGFS_REG32(SOR_PWR),
1556 DEBUGFS_REG32(SOR_TEST),
1557 DEBUGFS_REG32(SOR_PLL0),
1558 DEBUGFS_REG32(SOR_PLL1),
1559 DEBUGFS_REG32(SOR_PLL2),
1560 DEBUGFS_REG32(SOR_PLL3),
1561 DEBUGFS_REG32(SOR_CSTM),
1562 DEBUGFS_REG32(SOR_LVDS),
1563 DEBUGFS_REG32(SOR_CRCA),
1564 DEBUGFS_REG32(SOR_CRCB),
1565 DEBUGFS_REG32(SOR_BLANK),
1566 DEBUGFS_REG32(SOR_SEQ_CTL),
1567 DEBUGFS_REG32(SOR_LANE_SEQ_CTL),
1568 DEBUGFS_REG32(SOR_SEQ_INST(0)),
1569 DEBUGFS_REG32(SOR_SEQ_INST(1)),
1570 DEBUGFS_REG32(SOR_SEQ_INST(2)),
1571 DEBUGFS_REG32(SOR_SEQ_INST(3)),
1572 DEBUGFS_REG32(SOR_SEQ_INST(4)),
1573 DEBUGFS_REG32(SOR_SEQ_INST(5)),
1574 DEBUGFS_REG32(SOR_SEQ_INST(6)),
1575 DEBUGFS_REG32(SOR_SEQ_INST(7)),
1576 DEBUGFS_REG32(SOR_SEQ_INST(8)),
1577 DEBUGFS_REG32(SOR_SEQ_INST(9)),
1578 DEBUGFS_REG32(SOR_SEQ_INST(10)),
1579 DEBUGFS_REG32(SOR_SEQ_INST(11)),
1580 DEBUGFS_REG32(SOR_SEQ_INST(12)),
1581 DEBUGFS_REG32(SOR_SEQ_INST(13)),
1582 DEBUGFS_REG32(SOR_SEQ_INST(14)),
1583 DEBUGFS_REG32(SOR_SEQ_INST(15)),
1584 DEBUGFS_REG32(SOR_PWM_DIV),
1585 DEBUGFS_REG32(SOR_PWM_CTL),
1586 DEBUGFS_REG32(SOR_VCRC_A0),
1587 DEBUGFS_REG32(SOR_VCRC_A1),
1588 DEBUGFS_REG32(SOR_VCRC_B0),
1589 DEBUGFS_REG32(SOR_VCRC_B1),
1590 DEBUGFS_REG32(SOR_CCRC_A0),
1591 DEBUGFS_REG32(SOR_CCRC_A1),
1592 DEBUGFS_REG32(SOR_CCRC_B0),
1593 DEBUGFS_REG32(SOR_CCRC_B1),
1594 DEBUGFS_REG32(SOR_EDATA_A0),
1595 DEBUGFS_REG32(SOR_EDATA_A1),
1596 DEBUGFS_REG32(SOR_EDATA_B0),
1597 DEBUGFS_REG32(SOR_EDATA_B1),
1598 DEBUGFS_REG32(SOR_COUNT_A0),
1599 DEBUGFS_REG32(SOR_COUNT_A1),
1600 DEBUGFS_REG32(SOR_COUNT_B0),
1601 DEBUGFS_REG32(SOR_COUNT_B1),
1602 DEBUGFS_REG32(SOR_DEBUG_A0),
1603 DEBUGFS_REG32(SOR_DEBUG_A1),
1604 DEBUGFS_REG32(SOR_DEBUG_B0),
1605 DEBUGFS_REG32(SOR_DEBUG_B1),
1606 DEBUGFS_REG32(SOR_TRIG),
1607 DEBUGFS_REG32(SOR_MSCHECK),
1608 DEBUGFS_REG32(SOR_XBAR_CTRL),
1609 DEBUGFS_REG32(SOR_XBAR_POL),
1610 DEBUGFS_REG32(SOR_DP_LINKCTL0),
1611 DEBUGFS_REG32(SOR_DP_LINKCTL1),
1612 DEBUGFS_REG32(SOR_LANE_DRIVE_CURRENT0),
1613 DEBUGFS_REG32(SOR_LANE_DRIVE_CURRENT1),
1614 DEBUGFS_REG32(SOR_LANE4_DRIVE_CURRENT0),
1615 DEBUGFS_REG32(SOR_LANE4_DRIVE_CURRENT1),
1616 DEBUGFS_REG32(SOR_LANE_PREEMPHASIS0),
1617 DEBUGFS_REG32(SOR_LANE_PREEMPHASIS1),
1618 DEBUGFS_REG32(SOR_LANE4_PREEMPHASIS0),
1619 DEBUGFS_REG32(SOR_LANE4_PREEMPHASIS1),
1620 DEBUGFS_REG32(SOR_LANE_POSTCURSOR0),
1621 DEBUGFS_REG32(SOR_LANE_POSTCURSOR1),
1622 DEBUGFS_REG32(SOR_DP_CONFIG0),
1623 DEBUGFS_REG32(SOR_DP_CONFIG1),
1624 DEBUGFS_REG32(SOR_DP_MN0),
1625 DEBUGFS_REG32(SOR_DP_MN1),
1626 DEBUGFS_REG32(SOR_DP_PADCTL0),
1627 DEBUGFS_REG32(SOR_DP_PADCTL1),
1628 DEBUGFS_REG32(SOR_DP_PADCTL2),
1629 DEBUGFS_REG32(SOR_DP_DEBUG0),
1630 DEBUGFS_REG32(SOR_DP_DEBUG1),
1631 DEBUGFS_REG32(SOR_DP_SPARE0),
1632 DEBUGFS_REG32(SOR_DP_SPARE1),
1633 DEBUGFS_REG32(SOR_DP_AUDIO_CTRL),
1634 DEBUGFS_REG32(SOR_DP_AUDIO_HBLANK_SYMBOLS),
1635 DEBUGFS_REG32(SOR_DP_AUDIO_VBLANK_SYMBOLS),
1636 DEBUGFS_REG32(SOR_DP_GENERIC_INFOFRAME_HEADER),
1637 DEBUGFS_REG32(SOR_DP_GENERIC_INFOFRAME_SUBPACK0),
1638 DEBUGFS_REG32(SOR_DP_GENERIC_INFOFRAME_SUBPACK1),
1639 DEBUGFS_REG32(SOR_DP_GENERIC_INFOFRAME_SUBPACK2),
1640 DEBUGFS_REG32(SOR_DP_GENERIC_INFOFRAME_SUBPACK3),
1641 DEBUGFS_REG32(SOR_DP_GENERIC_INFOFRAME_SUBPACK4),
1642 DEBUGFS_REG32(SOR_DP_GENERIC_INFOFRAME_SUBPACK5),
1643 DEBUGFS_REG32(SOR_DP_GENERIC_INFOFRAME_SUBPACK6),
1644 DEBUGFS_REG32(SOR_DP_TPG),
1645 DEBUGFS_REG32(SOR_DP_TPG_CONFIG),
1646 DEBUGFS_REG32(SOR_DP_LQ_CSTM0),
1647 DEBUGFS_REG32(SOR_DP_LQ_CSTM1),
1648 DEBUGFS_REG32(SOR_DP_LQ_CSTM2),
1649};
1650
1651static int tegra_sor_show_regs(struct seq_file *s, void *data)
1652{
1653 struct drm_info_node *node = s->private;
1654 struct tegra_sor *sor = node->info_ent->data;
1655 struct drm_crtc *crtc = sor->output.encoder.crtc;
1656 struct drm_device *drm = node->minor->dev;
1657 unsigned int i;
1658 int err = 0;
1659
1660 drm_modeset_lock_all(drm);
1661
1662 if (!crtc || !crtc->state->active) {
1663 err = -EBUSY;
1664 goto unlock;
1665 }
1666
1667 for (i = 0; i < ARRAY_SIZE(tegra_sor_regs); i++) {
1668 unsigned int offset = tegra_sor_regs[i].offset;
1669
1670 seq_printf(s, "%-38s %#05x %08x\n", tegra_sor_regs[i].name,
1671 offset, tegra_sor_readl(sor, offset));
1672 }
1673
1674unlock:
1675 drm_modeset_unlock_all(drm);
1676 return err;
1677}
1678
1679static const struct drm_info_list debugfs_files[] = {
1680 { "crc", tegra_sor_show_crc, 0, NULL },
1681 { "regs", tegra_sor_show_regs, 0, NULL },
1682};
1683
1684static int tegra_sor_late_register(struct drm_connector *connector)
1685{
1686 struct tegra_output *output = connector_to_output(connector);
1687 unsigned int i, count = ARRAY_SIZE(debugfs_files);
1688 struct drm_minor *minor = connector->dev->primary;
1689 struct dentry *root = connector->debugfs_entry;
1690 struct tegra_sor *sor = to_sor(output);
1691
1692 sor->debugfs_files = kmemdup(debugfs_files, sizeof(debugfs_files),
1693 GFP_KERNEL);
1694 if (!sor->debugfs_files)
1695 return -ENOMEM;
1696
1697 for (i = 0; i < count; i++)
1698 sor->debugfs_files[i].data = sor;
1699
1700 drm_debugfs_create_files(sor->debugfs_files, count, root, minor);
1701
1702 return 0;
1703}
1704
1705static void tegra_sor_early_unregister(struct drm_connector *connector)
1706{
1707 struct tegra_output *output = connector_to_output(connector);
1708 unsigned int count = ARRAY_SIZE(debugfs_files);
1709 struct tegra_sor *sor = to_sor(output);
1710
1711 drm_debugfs_remove_files(sor->debugfs_files, count,
1712 connector->debugfs_entry,
1713 connector->dev->primary);
1714 kfree(sor->debugfs_files);
1715 sor->debugfs_files = NULL;
1716}
1717
1718static void tegra_sor_connector_reset(struct drm_connector *connector)
1719{
1720 struct tegra_sor_state *state;
1721
1722 state = kzalloc(sizeof(*state), GFP_KERNEL);
1723 if (!state)
1724 return;
1725
1726 if (connector->state) {
1727 __drm_atomic_helper_connector_destroy_state(connector->state);
1728 kfree(connector->state);
1729 }
1730
1731 __drm_atomic_helper_connector_reset(connector, &state->base);
1732}
1733
1734static enum drm_connector_status
1735tegra_sor_connector_detect(struct drm_connector *connector, bool force)
1736{
1737 struct tegra_output *output = connector_to_output(connector);
1738 struct tegra_sor *sor = to_sor(output);
1739
1740 if (sor->aux)
1741 return drm_dp_aux_detect(sor->aux);
1742
1743 return tegra_output_connector_detect(connector, force);
1744}
1745
1746static struct drm_connector_state *
1747tegra_sor_connector_duplicate_state(struct drm_connector *connector)
1748{
1749 struct tegra_sor_state *state = to_sor_state(connector->state);
1750 struct tegra_sor_state *copy;
1751
1752 copy = kmemdup(state, sizeof(*state), GFP_KERNEL);
1753 if (!copy)
1754 return NULL;
1755
1756 __drm_atomic_helper_connector_duplicate_state(connector, ©->base);
1757
1758 return ©->base;
1759}
1760
1761static const struct drm_connector_funcs tegra_sor_connector_funcs = {
1762 .reset = tegra_sor_connector_reset,
1763 .detect = tegra_sor_connector_detect,
1764 .fill_modes = drm_helper_probe_single_connector_modes,
1765 .destroy = tegra_output_connector_destroy,
1766 .atomic_duplicate_state = tegra_sor_connector_duplicate_state,
1767 .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
1768 .late_register = tegra_sor_late_register,
1769 .early_unregister = tegra_sor_early_unregister,
1770};
1771
1772static int tegra_sor_connector_get_modes(struct drm_connector *connector)
1773{
1774 struct tegra_output *output = connector_to_output(connector);
1775 struct tegra_sor *sor = to_sor(output);
1776 int err;
1777
1778 if (sor->aux)
1779 drm_dp_aux_enable(sor->aux);
1780
1781 err = tegra_output_connector_get_modes(connector);
1782
1783 if (sor->aux)
1784 drm_dp_aux_disable(sor->aux);
1785
1786 return err;
1787}
1788
1789static enum drm_mode_status
1790tegra_sor_connector_mode_valid(struct drm_connector *connector,
1791 struct drm_display_mode *mode)
1792{
1793 return MODE_OK;
1794}
1795
1796static const struct drm_connector_helper_funcs tegra_sor_connector_helper_funcs = {
1797 .get_modes = tegra_sor_connector_get_modes,
1798 .mode_valid = tegra_sor_connector_mode_valid,
1799};
1800
1801static int
1802tegra_sor_encoder_atomic_check(struct drm_encoder *encoder,
1803 struct drm_crtc_state *crtc_state,
1804 struct drm_connector_state *conn_state)
1805{
1806 struct tegra_output *output = encoder_to_output(encoder);
1807 struct tegra_sor_state *state = to_sor_state(conn_state);
1808 struct tegra_dc *dc = to_tegra_dc(conn_state->crtc);
1809 unsigned long pclk = crtc_state->mode.clock * 1000;
1810 struct tegra_sor *sor = to_sor(output);
1811 struct drm_display_info *info;
1812 int err;
1813
1814 info = &output->connector.display_info;
1815
1816 /*
1817 * For HBR2 modes, the SOR brick needs to use the x20 multiplier, so
1818 * the pixel clock must be corrected accordingly.
1819 */
1820 if (pclk >= 340000000) {
1821 state->link_speed = 20;
1822 state->pclk = pclk / 2;
1823 } else {
1824 state->link_speed = 10;
1825 state->pclk = pclk;
1826 }
1827
1828 err = tegra_dc_state_setup_clock(dc, crtc_state, sor->clk_parent,
1829 pclk, 0);
1830 if (err < 0) {
1831 dev_err(output->dev, "failed to setup CRTC state: %d\n", err);
1832 return err;
1833 }
1834
1835 switch (info->bpc) {
1836 case 8:
1837 case 6:
1838 state->bpc = info->bpc;
1839 break;
1840
1841 default:
1842 DRM_DEBUG_KMS("%u bits-per-color not supported\n", info->bpc);
1843 state->bpc = 8;
1844 break;
1845 }
1846
1847 return 0;
1848}
1849
1850static inline u32 tegra_sor_hdmi_subpack(const u8 *ptr, size_t size)
1851{
1852 u32 value = 0;
1853 size_t i;
1854
1855 for (i = size; i > 0; i--)
1856 value = (value << 8) | ptr[i - 1];
1857
1858 return value;
1859}
1860
1861static void tegra_sor_hdmi_write_infopack(struct tegra_sor *sor,
1862 const void *data, size_t size)
1863{
1864 const u8 *ptr = data;
1865 unsigned long offset;
1866 size_t i, j;
1867 u32 value;
1868
1869 switch (ptr[0]) {
1870 case HDMI_INFOFRAME_TYPE_AVI:
1871 offset = SOR_HDMI_AVI_INFOFRAME_HEADER;
1872 break;
1873
1874 case HDMI_INFOFRAME_TYPE_AUDIO:
1875 offset = SOR_HDMI_AUDIO_INFOFRAME_HEADER;
1876 break;
1877
1878 case HDMI_INFOFRAME_TYPE_VENDOR:
1879 offset = SOR_HDMI_VSI_INFOFRAME_HEADER;
1880 break;
1881
1882 default:
1883 dev_err(sor->dev, "unsupported infoframe type: %02x\n",
1884 ptr[0]);
1885 return;
1886 }
1887
1888 value = INFOFRAME_HEADER_TYPE(ptr[0]) |
1889 INFOFRAME_HEADER_VERSION(ptr[1]) |
1890 INFOFRAME_HEADER_LEN(ptr[2]);
1891 tegra_sor_writel(sor, value, offset);
1892 offset++;
1893
1894 /*
1895 * Each subpack contains 7 bytes, divided into:
1896 * - subpack_low: bytes 0 - 3
1897 * - subpack_high: bytes 4 - 6 (with byte 7 padded to 0x00)
1898 */
1899 for (i = 3, j = 0; i < size; i += 7, j += 8) {
1900 size_t rem = size - i, num = min_t(size_t, rem, 4);
1901
1902 value = tegra_sor_hdmi_subpack(&ptr[i], num);
1903 tegra_sor_writel(sor, value, offset++);
1904
1905 num = min_t(size_t, rem - num, 3);
1906
1907 value = tegra_sor_hdmi_subpack(&ptr[i + 4], num);
1908 tegra_sor_writel(sor, value, offset++);
1909 }
1910}
1911
1912static int
1913tegra_sor_hdmi_setup_avi_infoframe(struct tegra_sor *sor,
1914 const struct drm_display_mode *mode)
1915{
1916 u8 buffer[HDMI_INFOFRAME_SIZE(AVI)];
1917 struct hdmi_avi_infoframe frame;
1918 u32 value;
1919 int err;
1920
1921 /* disable AVI infoframe */
1922 value = tegra_sor_readl(sor, SOR_HDMI_AVI_INFOFRAME_CTRL);
1923 value &= ~INFOFRAME_CTRL_SINGLE;
1924 value &= ~INFOFRAME_CTRL_OTHER;
1925 value &= ~INFOFRAME_CTRL_ENABLE;
1926 tegra_sor_writel(sor, value, SOR_HDMI_AVI_INFOFRAME_CTRL);
1927
1928 err = drm_hdmi_avi_infoframe_from_display_mode(&frame,
1929 &sor->output.connector, mode);
1930 if (err < 0) {
1931 dev_err(sor->dev, "failed to setup AVI infoframe: %d\n", err);
1932 return err;
1933 }
1934
1935 err = hdmi_avi_infoframe_pack(&frame, buffer, sizeof(buffer));
1936 if (err < 0) {
1937 dev_err(sor->dev, "failed to pack AVI infoframe: %d\n", err);
1938 return err;
1939 }
1940
1941 tegra_sor_hdmi_write_infopack(sor, buffer, err);
1942
1943 /* enable AVI infoframe */
1944 value = tegra_sor_readl(sor, SOR_HDMI_AVI_INFOFRAME_CTRL);
1945 value |= INFOFRAME_CTRL_CHECKSUM_ENABLE;
1946 value |= INFOFRAME_CTRL_ENABLE;
1947 tegra_sor_writel(sor, value, SOR_HDMI_AVI_INFOFRAME_CTRL);
1948
1949 return 0;
1950}
1951
1952static void tegra_sor_write_eld(struct tegra_sor *sor)
1953{
1954 size_t length = drm_eld_size(sor->output.connector.eld), i;
1955
1956 for (i = 0; i < length; i++)
1957 tegra_sor_writel(sor, i << 8 | sor->output.connector.eld[i],
1958 SOR_AUDIO_HDA_ELD_BUFWR);
1959
1960 /*
1961 * The HDA codec will always report an ELD buffer size of 96 bytes and
1962 * the HDA codec driver will check that each byte read from the buffer
1963 * is valid. Therefore every byte must be written, even if no 96 bytes
1964 * were parsed from EDID.
1965 */
1966 for (i = length; i < 96; i++)
1967 tegra_sor_writel(sor, i << 8 | 0, SOR_AUDIO_HDA_ELD_BUFWR);
1968}
1969
1970static void tegra_sor_audio_prepare(struct tegra_sor *sor)
1971{
1972 u32 value;
1973
1974 /*
1975 * Enable and unmask the HDA codec SCRATCH0 register interrupt. This
1976 * is used for interoperability between the HDA codec driver and the
1977 * HDMI/DP driver.
1978 */
1979 value = SOR_INT_CODEC_SCRATCH1 | SOR_INT_CODEC_SCRATCH0;
1980 tegra_sor_writel(sor, value, SOR_INT_ENABLE);
1981 tegra_sor_writel(sor, value, SOR_INT_MASK);
1982
1983 tegra_sor_write_eld(sor);
1984
1985 value = SOR_AUDIO_HDA_PRESENSE_ELDV | SOR_AUDIO_HDA_PRESENSE_PD;
1986 tegra_sor_writel(sor, value, SOR_AUDIO_HDA_PRESENSE);
1987}
1988
1989static void tegra_sor_audio_unprepare(struct tegra_sor *sor)
1990{
1991 tegra_sor_writel(sor, 0, SOR_AUDIO_HDA_PRESENSE);
1992 tegra_sor_writel(sor, 0, SOR_INT_MASK);
1993 tegra_sor_writel(sor, 0, SOR_INT_ENABLE);
1994}
1995
1996static void tegra_sor_audio_enable(struct tegra_sor *sor)
1997{
1998 u32 value;
1999
2000 value = tegra_sor_readl(sor, SOR_AUDIO_CNTRL);
2001
2002 /* select HDA audio input */
2003 value &= ~SOR_AUDIO_CNTRL_SOURCE_SELECT(SOURCE_SELECT_MASK);
2004 value |= SOR_AUDIO_CNTRL_SOURCE_SELECT(SOURCE_SELECT_HDA);
2005
2006 /* inject null samples */
2007 if (sor->format.channels != 2)
2008 value &= ~SOR_AUDIO_CNTRL_INJECT_NULLSMPL;
2009 else
2010 value |= SOR_AUDIO_CNTRL_INJECT_NULLSMPL;
2011
2012 value |= SOR_AUDIO_CNTRL_AFIFO_FLUSH;
2013
2014 tegra_sor_writel(sor, value, SOR_AUDIO_CNTRL);
2015
2016 /* enable advertising HBR capability */
2017 tegra_sor_writel(sor, SOR_AUDIO_SPARE_HBR_ENABLE, SOR_AUDIO_SPARE);
2018}
2019
2020static int tegra_sor_hdmi_enable_audio_infoframe(struct tegra_sor *sor)
2021{
2022 u8 buffer[HDMI_INFOFRAME_SIZE(AUDIO)];
2023 struct hdmi_audio_infoframe frame;
2024 u32 value;
2025 int err;
2026
2027 err = hdmi_audio_infoframe_init(&frame);
2028 if (err < 0) {
2029 dev_err(sor->dev, "failed to setup audio infoframe: %d\n", err);
2030 return err;
2031 }
2032
2033 frame.channels = sor->format.channels;
2034
2035 err = hdmi_audio_infoframe_pack(&frame, buffer, sizeof(buffer));
2036 if (err < 0) {
2037 dev_err(sor->dev, "failed to pack audio infoframe: %d\n", err);
2038 return err;
2039 }
2040
2041 tegra_sor_hdmi_write_infopack(sor, buffer, err);
2042
2043 value = tegra_sor_readl(sor, SOR_HDMI_AUDIO_INFOFRAME_CTRL);
2044 value |= INFOFRAME_CTRL_CHECKSUM_ENABLE;
2045 value |= INFOFRAME_CTRL_ENABLE;
2046 tegra_sor_writel(sor, value, SOR_HDMI_AUDIO_INFOFRAME_CTRL);
2047
2048 return 0;
2049}
2050
2051static void tegra_sor_hdmi_audio_enable(struct tegra_sor *sor)
2052{
2053 u32 value;
2054
2055 tegra_sor_audio_enable(sor);
2056
2057 tegra_sor_writel(sor, 0, SOR_HDMI_ACR_CTRL);
2058
2059 value = SOR_HDMI_SPARE_ACR_PRIORITY_HIGH |
2060 SOR_HDMI_SPARE_CTS_RESET(1) |
2061 SOR_HDMI_SPARE_HW_CTS_ENABLE;
2062 tegra_sor_writel(sor, value, SOR_HDMI_SPARE);
2063
2064 /* enable HW CTS */
2065 value = SOR_HDMI_ACR_SUBPACK_LOW_SB1(0);
2066 tegra_sor_writel(sor, value, SOR_HDMI_ACR_0441_SUBPACK_LOW);
2067
2068 /* allow packet to be sent */
2069 value = SOR_HDMI_ACR_SUBPACK_HIGH_ENABLE;
2070 tegra_sor_writel(sor, value, SOR_HDMI_ACR_0441_SUBPACK_HIGH);
2071
2072 /* reset N counter and enable lookup */
2073 value = SOR_HDMI_AUDIO_N_RESET | SOR_HDMI_AUDIO_N_LOOKUP;
2074 tegra_sor_writel(sor, value, SOR_HDMI_AUDIO_N);
2075
2076 value = (24000 * 4096) / (128 * sor->format.sample_rate / 1000);
2077 tegra_sor_writel(sor, value, SOR_AUDIO_AVAL_0320);
2078 tegra_sor_writel(sor, 4096, SOR_AUDIO_NVAL_0320);
2079
2080 tegra_sor_writel(sor, 20000, SOR_AUDIO_AVAL_0441);
2081 tegra_sor_writel(sor, 4704, SOR_AUDIO_NVAL_0441);
2082
2083 tegra_sor_writel(sor, 20000, SOR_AUDIO_AVAL_0882);
2084 tegra_sor_writel(sor, 9408, SOR_AUDIO_NVAL_0882);
2085
2086 tegra_sor_writel(sor, 20000, SOR_AUDIO_AVAL_1764);
2087 tegra_sor_writel(sor, 18816, SOR_AUDIO_NVAL_1764);
2088
2089 value = (24000 * 6144) / (128 * sor->format.sample_rate / 1000);
2090 tegra_sor_writel(sor, value, SOR_AUDIO_AVAL_0480);
2091 tegra_sor_writel(sor, 6144, SOR_AUDIO_NVAL_0480);
2092
2093 value = (24000 * 12288) / (128 * sor->format.sample_rate / 1000);
2094 tegra_sor_writel(sor, value, SOR_AUDIO_AVAL_0960);
2095 tegra_sor_writel(sor, 12288, SOR_AUDIO_NVAL_0960);
2096
2097 value = (24000 * 24576) / (128 * sor->format.sample_rate / 1000);
2098 tegra_sor_writel(sor, value, SOR_AUDIO_AVAL_1920);
2099 tegra_sor_writel(sor, 24576, SOR_AUDIO_NVAL_1920);
2100
2101 value = tegra_sor_readl(sor, SOR_HDMI_AUDIO_N);
2102 value &= ~SOR_HDMI_AUDIO_N_RESET;
2103 tegra_sor_writel(sor, value, SOR_HDMI_AUDIO_N);
2104
2105 tegra_sor_hdmi_enable_audio_infoframe(sor);
2106}
2107
2108static void tegra_sor_hdmi_disable_audio_infoframe(struct tegra_sor *sor)
2109{
2110 u32 value;
2111
2112 value = tegra_sor_readl(sor, SOR_HDMI_AUDIO_INFOFRAME_CTRL);
2113 value &= ~INFOFRAME_CTRL_ENABLE;
2114 tegra_sor_writel(sor, value, SOR_HDMI_AUDIO_INFOFRAME_CTRL);
2115}
2116
2117static void tegra_sor_hdmi_audio_disable(struct tegra_sor *sor)
2118{
2119 tegra_sor_hdmi_disable_audio_infoframe(sor);
2120}
2121
2122static struct tegra_sor_hdmi_settings *
2123tegra_sor_hdmi_find_settings(struct tegra_sor *sor, unsigned long frequency)
2124{
2125 unsigned int i;
2126
2127 for (i = 0; i < sor->num_settings; i++)
2128 if (frequency <= sor->settings[i].frequency)
2129 return &sor->settings[i];
2130
2131 return NULL;
2132}
2133
2134static void tegra_sor_hdmi_disable_scrambling(struct tegra_sor *sor)
2135{
2136 u32 value;
2137
2138 value = tegra_sor_readl(sor, SOR_HDMI2_CTRL);
2139 value &= ~SOR_HDMI2_CTRL_CLOCK_MODE_DIV_BY_4;
2140 value &= ~SOR_HDMI2_CTRL_SCRAMBLE;
2141 tegra_sor_writel(sor, value, SOR_HDMI2_CTRL);
2142}
2143
2144static void tegra_sor_hdmi_scdc_disable(struct tegra_sor *sor)
2145{
2146 drm_scdc_set_high_tmds_clock_ratio(&sor->output.connector, false);
2147 drm_scdc_set_scrambling(&sor->output.connector, false);
2148
2149 tegra_sor_hdmi_disable_scrambling(sor);
2150}
2151
2152static void tegra_sor_hdmi_scdc_stop(struct tegra_sor *sor)
2153{
2154 if (sor->scdc_enabled) {
2155 cancel_delayed_work_sync(&sor->scdc);
2156 tegra_sor_hdmi_scdc_disable(sor);
2157 }
2158}
2159
2160static void tegra_sor_hdmi_enable_scrambling(struct tegra_sor *sor)
2161{
2162 u32 value;
2163
2164 value = tegra_sor_readl(sor, SOR_HDMI2_CTRL);
2165 value |= SOR_HDMI2_CTRL_CLOCK_MODE_DIV_BY_4;
2166 value |= SOR_HDMI2_CTRL_SCRAMBLE;
2167 tegra_sor_writel(sor, value, SOR_HDMI2_CTRL);
2168}
2169
2170static void tegra_sor_hdmi_scdc_enable(struct tegra_sor *sor)
2171{
2172 drm_scdc_set_high_tmds_clock_ratio(&sor->output.connector, true);
2173 drm_scdc_set_scrambling(&sor->output.connector, true);
2174
2175 tegra_sor_hdmi_enable_scrambling(sor);
2176}
2177
2178static void tegra_sor_hdmi_scdc_work(struct work_struct *work)
2179{
2180 struct tegra_sor *sor = container_of(work, struct tegra_sor, scdc.work);
2181
2182 if (!drm_scdc_get_scrambling_status(&sor->output.connector)) {
2183 DRM_DEBUG_KMS("SCDC not scrambled\n");
2184 tegra_sor_hdmi_scdc_enable(sor);
2185 }
2186
2187 schedule_delayed_work(&sor->scdc, msecs_to_jiffies(5000));
2188}
2189
2190static void tegra_sor_hdmi_scdc_start(struct tegra_sor *sor)
2191{
2192 struct drm_scdc *scdc = &sor->output.connector.display_info.hdmi.scdc;
2193 struct drm_display_mode *mode;
2194
2195 mode = &sor->output.encoder.crtc->state->adjusted_mode;
2196
2197 if (mode->clock >= 340000 && scdc->supported) {
2198 schedule_delayed_work(&sor->scdc, msecs_to_jiffies(5000));
2199 tegra_sor_hdmi_scdc_enable(sor);
2200 sor->scdc_enabled = true;
2201 }
2202}
2203
2204static void tegra_sor_hdmi_disable(struct drm_encoder *encoder)
2205{
2206 struct tegra_output *output = encoder_to_output(encoder);
2207 struct tegra_dc *dc = to_tegra_dc(encoder->crtc);
2208 struct tegra_sor *sor = to_sor(output);
2209 u32 value;
2210 int err;
2211
2212 tegra_sor_audio_unprepare(sor);
2213 tegra_sor_hdmi_scdc_stop(sor);
2214
2215 err = tegra_sor_detach(sor);
2216 if (err < 0)
2217 dev_err(sor->dev, "failed to detach SOR: %d\n", err);
2218
2219 tegra_sor_writel(sor, 0, SOR_STATE1);
2220 tegra_sor_update(sor);
2221
2222 /* disable display to SOR clock */
2223 value = tegra_dc_readl(dc, DC_DISP_DISP_WIN_OPTIONS);
2224
2225 if (!sor->soc->has_nvdisplay)
2226 value &= ~SOR1_TIMING_CYA;
2227
2228 value &= ~SOR_ENABLE(sor->index);
2229
2230 tegra_dc_writel(dc, value, DC_DISP_DISP_WIN_OPTIONS);
2231
2232 tegra_dc_commit(dc);
2233
2234 err = tegra_sor_power_down(sor);
2235 if (err < 0)
2236 dev_err(sor->dev, "failed to power down SOR: %d\n", err);
2237
2238 err = tegra_io_pad_power_disable(sor->pad);
2239 if (err < 0)
2240 dev_err(sor->dev, "failed to power off I/O pad: %d\n", err);
2241
2242 host1x_client_suspend(&sor->client);
2243}
2244
2245static void tegra_sor_hdmi_enable(struct drm_encoder *encoder)
2246{
2247 struct tegra_output *output = encoder_to_output(encoder);
2248 unsigned int h_ref_to_sync = 1, pulse_start, max_ac;
2249 struct tegra_dc *dc = to_tegra_dc(encoder->crtc);
2250 struct tegra_sor_hdmi_settings *settings;
2251 struct tegra_sor *sor = to_sor(output);
2252 struct tegra_sor_state *state;
2253 struct drm_display_mode *mode;
2254 unsigned long rate, pclk;
2255 unsigned int div, i;
2256 u32 value;
2257 int err;
2258
2259 state = to_sor_state(output->connector.state);
2260 mode = &encoder->crtc->state->adjusted_mode;
2261 pclk = mode->clock * 1000;
2262
2263 err = host1x_client_resume(&sor->client);
2264 if (err < 0) {
2265 dev_err(sor->dev, "failed to resume: %d\n", err);
2266 return;
2267 }
2268
2269 /* switch to safe parent clock */
2270 err = tegra_sor_set_parent_clock(sor, sor->clk_safe);
2271 if (err < 0) {
2272 dev_err(sor->dev, "failed to set safe parent clock: %d\n", err);
2273 return;
2274 }
2275
2276 div = clk_get_rate(sor->clk) / 1000000 * 4;
2277
2278 err = tegra_io_pad_power_enable(sor->pad);
2279 if (err < 0)
2280 dev_err(sor->dev, "failed to power on I/O pad: %d\n", err);
2281
2282 usleep_range(20, 100);
2283
2284 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
2285 value &= ~SOR_PLL2_BANDGAP_POWERDOWN;
2286 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
2287
2288 usleep_range(20, 100);
2289
2290 value = tegra_sor_readl(sor, sor->soc->regs->pll3);
2291 value &= ~SOR_PLL3_PLL_VDD_MODE_3V3;
2292 tegra_sor_writel(sor, value, sor->soc->regs->pll3);
2293
2294 value = tegra_sor_readl(sor, sor->soc->regs->pll0);
2295 value &= ~SOR_PLL0_VCOPD;
2296 value &= ~SOR_PLL0_PWR;
2297 tegra_sor_writel(sor, value, sor->soc->regs->pll0);
2298
2299 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
2300 value &= ~SOR_PLL2_SEQ_PLLCAPPD_ENFORCE;
2301 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
2302
2303 usleep_range(200, 400);
2304
2305 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
2306 value &= ~SOR_PLL2_POWERDOWN_OVERRIDE;
2307 value &= ~SOR_PLL2_PORT_POWERDOWN;
2308 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
2309
2310 usleep_range(20, 100);
2311
2312 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
2313 value |= SOR_DP_PADCTL_PD_TXD_3 | SOR_DP_PADCTL_PD_TXD_0 |
2314 SOR_DP_PADCTL_PD_TXD_1 | SOR_DP_PADCTL_PD_TXD_2;
2315 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
2316
2317 while (true) {
2318 value = tegra_sor_readl(sor, SOR_LANE_SEQ_CTL);
2319 if ((value & SOR_LANE_SEQ_CTL_STATE_BUSY) == 0)
2320 break;
2321
2322 usleep_range(250, 1000);
2323 }
2324
2325 value = SOR_LANE_SEQ_CTL_TRIGGER | SOR_LANE_SEQ_CTL_SEQUENCE_DOWN |
2326 SOR_LANE_SEQ_CTL_POWER_STATE_UP | SOR_LANE_SEQ_CTL_DELAY(5);
2327 tegra_sor_writel(sor, value, SOR_LANE_SEQ_CTL);
2328
2329 while (true) {
2330 value = tegra_sor_readl(sor, SOR_LANE_SEQ_CTL);
2331 if ((value & SOR_LANE_SEQ_CTL_TRIGGER) == 0)
2332 break;
2333
2334 usleep_range(250, 1000);
2335 }
2336
2337 value = tegra_sor_readl(sor, SOR_CLK_CNTRL);
2338 value &= ~SOR_CLK_CNTRL_DP_LINK_SPEED_MASK;
2339 value &= ~SOR_CLK_CNTRL_DP_CLK_SEL_MASK;
2340
2341 if (mode->clock < 340000) {
2342 DRM_DEBUG_KMS("setting 2.7 GHz link speed\n");
2343 value |= SOR_CLK_CNTRL_DP_LINK_SPEED_G2_70;
2344 } else {
2345 DRM_DEBUG_KMS("setting 5.4 GHz link speed\n");
2346 value |= SOR_CLK_CNTRL_DP_LINK_SPEED_G5_40;
2347 }
2348
2349 value |= SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_PCLK;
2350 tegra_sor_writel(sor, value, SOR_CLK_CNTRL);
2351
2352 /* SOR pad PLL stabilization time */
2353 usleep_range(250, 1000);
2354
2355 value = tegra_sor_readl(sor, SOR_DP_LINKCTL0);
2356 value &= ~SOR_DP_LINKCTL_LANE_COUNT_MASK;
2357 value |= SOR_DP_LINKCTL_LANE_COUNT(4);
2358 tegra_sor_writel(sor, value, SOR_DP_LINKCTL0);
2359
2360 value = tegra_sor_readl(sor, SOR_DP_SPARE0);
2361 value &= ~SOR_DP_SPARE_DISP_VIDEO_PREAMBLE;
2362 value &= ~SOR_DP_SPARE_PANEL_INTERNAL;
2363 value &= ~SOR_DP_SPARE_SEQ_ENABLE;
2364 value &= ~SOR_DP_SPARE_MACRO_SOR_CLK;
2365 tegra_sor_writel(sor, value, SOR_DP_SPARE0);
2366
2367 value = SOR_SEQ_CTL_PU_PC(0) | SOR_SEQ_CTL_PU_PC_ALT(0) |
2368 SOR_SEQ_CTL_PD_PC(8) | SOR_SEQ_CTL_PD_PC_ALT(8);
2369 tegra_sor_writel(sor, value, SOR_SEQ_CTL);
2370
2371 value = SOR_SEQ_INST_DRIVE_PWM_OUT_LO | SOR_SEQ_INST_HALT |
2372 SOR_SEQ_INST_WAIT_VSYNC | SOR_SEQ_INST_WAIT(1);
2373 tegra_sor_writel(sor, value, SOR_SEQ_INST(0));
2374 tegra_sor_writel(sor, value, SOR_SEQ_INST(8));
2375
2376 if (!sor->soc->has_nvdisplay) {
2377 /* program the reference clock */
2378 value = SOR_REFCLK_DIV_INT(div) | SOR_REFCLK_DIV_FRAC(div);
2379 tegra_sor_writel(sor, value, SOR_REFCLK);
2380 }
2381
2382 /* XXX not in TRM */
2383 for (value = 0, i = 0; i < 5; i++)
2384 value |= SOR_XBAR_CTRL_LINK0_XSEL(i, sor->xbar_cfg[i]) |
2385 SOR_XBAR_CTRL_LINK1_XSEL(i, i);
2386
2387 tegra_sor_writel(sor, 0x00000000, SOR_XBAR_POL);
2388 tegra_sor_writel(sor, value, SOR_XBAR_CTRL);
2389
2390 /*
2391 * Switch the pad clock to the DP clock. Note that we cannot actually
2392 * do this because Tegra186 and later don't support clk_set_parent()
2393 * on the sorX_pad_clkout clocks. We already do the equivalent above
2394 * using the DP_CLK_SEL mux of the SOR_CLK_CNTRL register.
2395 */
2396#if 0
2397 err = clk_set_parent(sor->clk_pad, sor->clk_dp);
2398 if (err < 0) {
2399 dev_err(sor->dev, "failed to select pad parent clock: %d\n",
2400 err);
2401 return;
2402 }
2403#endif
2404
2405 /* switch the SOR clock to the pad clock */
2406 err = tegra_sor_set_parent_clock(sor, sor->clk_pad);
2407 if (err < 0) {
2408 dev_err(sor->dev, "failed to select SOR parent clock: %d\n",
2409 err);
2410 return;
2411 }
2412
2413 /* switch the output clock to the parent pixel clock */
2414 err = clk_set_parent(sor->clk, sor->clk_parent);
2415 if (err < 0) {
2416 dev_err(sor->dev, "failed to select output parent clock: %d\n",
2417 err);
2418 return;
2419 }
2420
2421 /* adjust clock rate for HDMI 2.0 modes */
2422 rate = clk_get_rate(sor->clk_parent);
2423
2424 if (mode->clock >= 340000)
2425 rate /= 2;
2426
2427 DRM_DEBUG_KMS("setting clock to %lu Hz, mode: %lu Hz\n", rate, pclk);
2428
2429 clk_set_rate(sor->clk, rate);
2430
2431 if (!sor->soc->has_nvdisplay) {
2432 value = SOR_INPUT_CONTROL_HDMI_SRC_SELECT(dc->pipe);
2433
2434 /* XXX is this the proper check? */
2435 if (mode->clock < 75000)
2436 value |= SOR_INPUT_CONTROL_ARM_VIDEO_RANGE_LIMITED;
2437
2438 tegra_sor_writel(sor, value, SOR_INPUT_CONTROL);
2439 }
2440
2441 max_ac = ((mode->htotal - mode->hdisplay) - SOR_REKEY - 18) / 32;
2442
2443 value = SOR_HDMI_CTRL_ENABLE | SOR_HDMI_CTRL_MAX_AC_PACKET(max_ac) |
2444 SOR_HDMI_CTRL_AUDIO_LAYOUT | SOR_HDMI_CTRL_REKEY(SOR_REKEY);
2445 tegra_sor_writel(sor, value, SOR_HDMI_CTRL);
2446
2447 if (!dc->soc->has_nvdisplay) {
2448 /* H_PULSE2 setup */
2449 pulse_start = h_ref_to_sync +
2450 (mode->hsync_end - mode->hsync_start) +
2451 (mode->htotal - mode->hsync_end) - 10;
2452
2453 value = PULSE_LAST_END_A | PULSE_QUAL_VACTIVE |
2454 PULSE_POLARITY_HIGH | PULSE_MODE_NORMAL;
2455 tegra_dc_writel(dc, value, DC_DISP_H_PULSE2_CONTROL);
2456
2457 value = PULSE_END(pulse_start + 8) | PULSE_START(pulse_start);
2458 tegra_dc_writel(dc, value, DC_DISP_H_PULSE2_POSITION_A);
2459
2460 value = tegra_dc_readl(dc, DC_DISP_DISP_SIGNAL_OPTIONS0);
2461 value |= H_PULSE2_ENABLE;
2462 tegra_dc_writel(dc, value, DC_DISP_DISP_SIGNAL_OPTIONS0);
2463 }
2464
2465 /* infoframe setup */
2466 err = tegra_sor_hdmi_setup_avi_infoframe(sor, mode);
2467 if (err < 0)
2468 dev_err(sor->dev, "failed to setup AVI infoframe: %d\n", err);
2469
2470 /* XXX HDMI audio support not implemented yet */
2471 tegra_sor_hdmi_disable_audio_infoframe(sor);
2472
2473 /* use single TMDS protocol */
2474 value = tegra_sor_readl(sor, SOR_STATE1);
2475 value &= ~SOR_STATE_ASY_PROTOCOL_MASK;
2476 value |= SOR_STATE_ASY_PROTOCOL_SINGLE_TMDS_A;
2477 tegra_sor_writel(sor, value, SOR_STATE1);
2478
2479 /* power up pad calibration */
2480 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
2481 value &= ~SOR_DP_PADCTL_PAD_CAL_PD;
2482 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
2483
2484 /* production settings */
2485 settings = tegra_sor_hdmi_find_settings(sor, mode->clock * 1000);
2486 if (!settings) {
2487 dev_err(sor->dev, "no settings for pixel clock %d Hz\n",
2488 mode->clock * 1000);
2489 return;
2490 }
2491
2492 value = tegra_sor_readl(sor, sor->soc->regs->pll0);
2493 value &= ~SOR_PLL0_ICHPMP_MASK;
2494 value &= ~SOR_PLL0_FILTER_MASK;
2495 value &= ~SOR_PLL0_VCOCAP_MASK;
2496 value |= SOR_PLL0_ICHPMP(settings->ichpmp);
2497 value |= SOR_PLL0_FILTER(settings->filter);
2498 value |= SOR_PLL0_VCOCAP(settings->vcocap);
2499 tegra_sor_writel(sor, value, sor->soc->regs->pll0);
2500
2501 /* XXX not in TRM */
2502 value = tegra_sor_readl(sor, sor->soc->regs->pll1);
2503 value &= ~SOR_PLL1_LOADADJ_MASK;
2504 value &= ~SOR_PLL1_TMDS_TERMADJ_MASK;
2505 value |= SOR_PLL1_LOADADJ(settings->loadadj);
2506 value |= SOR_PLL1_TMDS_TERMADJ(settings->tmds_termadj);
2507 value |= SOR_PLL1_TMDS_TERM;
2508 tegra_sor_writel(sor, value, sor->soc->regs->pll1);
2509
2510 value = tegra_sor_readl(sor, sor->soc->regs->pll3);
2511 value &= ~SOR_PLL3_BG_TEMP_COEF_MASK;
2512 value &= ~SOR_PLL3_BG_VREF_LEVEL_MASK;
2513 value &= ~SOR_PLL3_AVDD10_LEVEL_MASK;
2514 value &= ~SOR_PLL3_AVDD14_LEVEL_MASK;
2515 value |= SOR_PLL3_BG_TEMP_COEF(settings->bg_temp_coef);
2516 value |= SOR_PLL3_BG_VREF_LEVEL(settings->bg_vref_level);
2517 value |= SOR_PLL3_AVDD10_LEVEL(settings->avdd10_level);
2518 value |= SOR_PLL3_AVDD14_LEVEL(settings->avdd14_level);
2519 tegra_sor_writel(sor, value, sor->soc->regs->pll3);
2520
2521 value = settings->drive_current[3] << 24 |
2522 settings->drive_current[2] << 16 |
2523 settings->drive_current[1] << 8 |
2524 settings->drive_current[0] << 0;
2525 tegra_sor_writel(sor, value, SOR_LANE_DRIVE_CURRENT0);
2526
2527 value = settings->preemphasis[3] << 24 |
2528 settings->preemphasis[2] << 16 |
2529 settings->preemphasis[1] << 8 |
2530 settings->preemphasis[0] << 0;
2531 tegra_sor_writel(sor, value, SOR_LANE_PREEMPHASIS0);
2532
2533 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
2534 value &= ~SOR_DP_PADCTL_TX_PU_MASK;
2535 value |= SOR_DP_PADCTL_TX_PU_ENABLE;
2536 value |= SOR_DP_PADCTL_TX_PU(settings->tx_pu_value);
2537 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
2538
2539 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl2);
2540 value &= ~SOR_DP_PADCTL_SPAREPLL_MASK;
2541 value |= SOR_DP_PADCTL_SPAREPLL(settings->sparepll);
2542 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl2);
2543
2544 /* power down pad calibration */
2545 value = tegra_sor_readl(sor, sor->soc->regs->dp_padctl0);
2546 value |= SOR_DP_PADCTL_PAD_CAL_PD;
2547 tegra_sor_writel(sor, value, sor->soc->regs->dp_padctl0);
2548
2549 if (!dc->soc->has_nvdisplay) {
2550 /* miscellaneous display controller settings */
2551 value = VSYNC_H_POSITION(1);
2552 tegra_dc_writel(dc, value, DC_DISP_DISP_TIMING_OPTIONS);
2553 }
2554
2555 value = tegra_dc_readl(dc, DC_DISP_DISP_COLOR_CONTROL);
2556 value &= ~DITHER_CONTROL_MASK;
2557 value &= ~BASE_COLOR_SIZE_MASK;
2558
2559 switch (state->bpc) {
2560 case 6:
2561 value |= BASE_COLOR_SIZE_666;
2562 break;
2563
2564 case 8:
2565 value |= BASE_COLOR_SIZE_888;
2566 break;
2567
2568 case 10:
2569 value |= BASE_COLOR_SIZE_101010;
2570 break;
2571
2572 case 12:
2573 value |= BASE_COLOR_SIZE_121212;
2574 break;
2575
2576 default:
2577 WARN(1, "%u bits-per-color not supported\n", state->bpc);
2578 value |= BASE_COLOR_SIZE_888;
2579 break;
2580 }
2581
2582 tegra_dc_writel(dc, value, DC_DISP_DISP_COLOR_CONTROL);
2583
2584 /* XXX set display head owner */
2585 value = tegra_sor_readl(sor, SOR_STATE1);
2586 value &= ~SOR_STATE_ASY_OWNER_MASK;
2587 value |= SOR_STATE_ASY_OWNER(1 + dc->pipe);
2588 tegra_sor_writel(sor, value, SOR_STATE1);
2589
2590 err = tegra_sor_power_up(sor, 250);
2591 if (err < 0)
2592 dev_err(sor->dev, "failed to power up SOR: %d\n", err);
2593
2594 /* configure dynamic range of output */
2595 value = tegra_sor_readl(sor, sor->soc->regs->head_state0 + dc->pipe);
2596 value &= ~SOR_HEAD_STATE_RANGECOMPRESS_MASK;
2597 value &= ~SOR_HEAD_STATE_DYNRANGE_MASK;
2598 tegra_sor_writel(sor, value, sor->soc->regs->head_state0 + dc->pipe);
2599
2600 /* configure colorspace */
2601 value = tegra_sor_readl(sor, sor->soc->regs->head_state0 + dc->pipe);
2602 value &= ~SOR_HEAD_STATE_COLORSPACE_MASK;
2603 value |= SOR_HEAD_STATE_COLORSPACE_RGB;
2604 tegra_sor_writel(sor, value, sor->soc->regs->head_state0 + dc->pipe);
2605
2606 tegra_sor_mode_set(sor, mode, state);
2607
2608 tegra_sor_update(sor);
2609
2610 /* program preamble timing in SOR (XXX) */
2611 value = tegra_sor_readl(sor, SOR_DP_SPARE0);
2612 value &= ~SOR_DP_SPARE_DISP_VIDEO_PREAMBLE;
2613 tegra_sor_writel(sor, value, SOR_DP_SPARE0);
2614
2615 err = tegra_sor_attach(sor);
2616 if (err < 0)
2617 dev_err(sor->dev, "failed to attach SOR: %d\n", err);
2618
2619 /* enable display to SOR clock and generate HDMI preamble */
2620 value = tegra_dc_readl(dc, DC_DISP_DISP_WIN_OPTIONS);
2621
2622 if (!sor->soc->has_nvdisplay)
2623 value |= SOR1_TIMING_CYA;
2624
2625 value |= SOR_ENABLE(sor->index);
2626
2627 tegra_dc_writel(dc, value, DC_DISP_DISP_WIN_OPTIONS);
2628
2629 if (dc->soc->has_nvdisplay) {
2630 value = tegra_dc_readl(dc, DC_DISP_CORE_SOR_SET_CONTROL(sor->index));
2631 value &= ~PROTOCOL_MASK;
2632 value |= PROTOCOL_SINGLE_TMDS_A;
2633 tegra_dc_writel(dc, value, DC_DISP_CORE_SOR_SET_CONTROL(sor->index));
2634 }
2635
2636 tegra_dc_commit(dc);
2637
2638 err = tegra_sor_wakeup(sor);
2639 if (err < 0)
2640 dev_err(sor->dev, "failed to wakeup SOR: %d\n", err);
2641
2642 tegra_sor_hdmi_scdc_start(sor);
2643 tegra_sor_audio_prepare(sor);
2644}
2645
2646static const struct drm_encoder_helper_funcs tegra_sor_hdmi_helpers = {
2647 .disable = tegra_sor_hdmi_disable,
2648 .enable = tegra_sor_hdmi_enable,
2649 .atomic_check = tegra_sor_encoder_atomic_check,
2650};
2651
2652static void tegra_sor_dp_disable(struct drm_encoder *encoder)
2653{
2654 struct tegra_output *output = encoder_to_output(encoder);
2655 struct tegra_dc *dc = to_tegra_dc(encoder->crtc);
2656 struct tegra_sor *sor = to_sor(output);
2657 u32 value;
2658 int err;
2659
2660 if (output->panel)
2661 drm_panel_disable(output->panel);
2662
2663 /*
2664 * Do not attempt to power down a DP link if we're not connected since
2665 * the AUX transactions would just be timing out.
2666 */
2667 if (output->connector.status != connector_status_disconnected) {
2668 err = drm_dp_link_power_down(sor->aux, &sor->link);
2669 if (err < 0)
2670 dev_err(sor->dev, "failed to power down link: %d\n",
2671 err);
2672 }
2673
2674 err = tegra_sor_detach(sor);
2675 if (err < 0)
2676 dev_err(sor->dev, "failed to detach SOR: %d\n", err);
2677
2678 tegra_sor_writel(sor, 0, SOR_STATE1);
2679 tegra_sor_update(sor);
2680
2681 value = tegra_dc_readl(dc, DC_DISP_DISP_WIN_OPTIONS);
2682 value &= ~SOR_ENABLE(sor->index);
2683 tegra_dc_writel(dc, value, DC_DISP_DISP_WIN_OPTIONS);
2684 tegra_dc_commit(dc);
2685
2686 value = tegra_sor_readl(sor, SOR_STATE1);
2687 value &= ~SOR_STATE_ASY_PROTOCOL_MASK;
2688 value &= ~SOR_STATE_ASY_SUBOWNER_MASK;
2689 value &= ~SOR_STATE_ASY_OWNER_MASK;
2690 tegra_sor_writel(sor, value, SOR_STATE1);
2691 tegra_sor_update(sor);
2692
2693 /* switch to safe parent clock */
2694 err = tegra_sor_set_parent_clock(sor, sor->clk_safe);
2695 if (err < 0)
2696 dev_err(sor->dev, "failed to set safe clock: %d\n", err);
2697
2698 err = tegra_sor_power_down(sor);
2699 if (err < 0)
2700 dev_err(sor->dev, "failed to power down SOR: %d\n", err);
2701
2702 err = tegra_io_pad_power_disable(sor->pad);
2703 if (err < 0)
2704 dev_err(sor->dev, "failed to power off I/O pad: %d\n", err);
2705
2706 err = drm_dp_aux_disable(sor->aux);
2707 if (err < 0)
2708 dev_err(sor->dev, "failed disable DPAUX: %d\n", err);
2709
2710 if (output->panel)
2711 drm_panel_unprepare(output->panel);
2712
2713 host1x_client_suspend(&sor->client);
2714}
2715
2716static void tegra_sor_dp_enable(struct drm_encoder *encoder)
2717{
2718 struct tegra_output *output = encoder_to_output(encoder);
2719 struct tegra_dc *dc = to_tegra_dc(encoder->crtc);
2720 struct tegra_sor *sor = to_sor(output);
2721 struct tegra_sor_config config;
2722 struct tegra_sor_state *state;
2723 struct drm_display_mode *mode;
2724 struct drm_display_info *info;
2725 unsigned int i;
2726 u32 value;
2727 int err;
2728
2729 state = to_sor_state(output->connector.state);
2730 mode = &encoder->crtc->state->adjusted_mode;
2731 info = &output->connector.display_info;
2732
2733 err = host1x_client_resume(&sor->client);
2734 if (err < 0) {
2735 dev_err(sor->dev, "failed to resume: %d\n", err);
2736 return;
2737 }
2738
2739 /* switch to safe parent clock */
2740 err = tegra_sor_set_parent_clock(sor, sor->clk_safe);
2741 if (err < 0)
2742 dev_err(sor->dev, "failed to set safe parent clock: %d\n", err);
2743
2744 err = tegra_io_pad_power_enable(sor->pad);
2745 if (err < 0)
2746 dev_err(sor->dev, "failed to power on LVDS rail: %d\n", err);
2747
2748 usleep_range(20, 100);
2749
2750 err = drm_dp_aux_enable(sor->aux);
2751 if (err < 0)
2752 dev_err(sor->dev, "failed to enable DPAUX: %d\n", err);
2753
2754 err = drm_dp_link_probe(sor->aux, &sor->link);
2755 if (err < 0)
2756 dev_err(sor->dev, "failed to probe DP link: %d\n", err);
2757
2758 tegra_sor_filter_rates(sor);
2759
2760 err = drm_dp_link_choose(&sor->link, mode, info);
2761 if (err < 0)
2762 dev_err(sor->dev, "failed to choose link: %d\n", err);
2763
2764 if (output->panel)
2765 drm_panel_prepare(output->panel);
2766
2767 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
2768 value &= ~SOR_PLL2_BANDGAP_POWERDOWN;
2769 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
2770
2771 usleep_range(20, 40);
2772
2773 value = tegra_sor_readl(sor, sor->soc->regs->pll3);
2774 value |= SOR_PLL3_PLL_VDD_MODE_3V3;
2775 tegra_sor_writel(sor, value, sor->soc->regs->pll3);
2776
2777 value = tegra_sor_readl(sor, sor->soc->regs->pll0);
2778 value &= ~(SOR_PLL0_VCOPD | SOR_PLL0_PWR);
2779 tegra_sor_writel(sor, value, sor->soc->regs->pll0);
2780
2781 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
2782 value &= ~SOR_PLL2_SEQ_PLLCAPPD_ENFORCE;
2783 value |= SOR_PLL2_SEQ_PLLCAPPD;
2784 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
2785
2786 usleep_range(200, 400);
2787
2788 value = tegra_sor_readl(sor, sor->soc->regs->pll2);
2789 value &= ~SOR_PLL2_POWERDOWN_OVERRIDE;
2790 value &= ~SOR_PLL2_PORT_POWERDOWN;
2791 tegra_sor_writel(sor, value, sor->soc->regs->pll2);
2792
2793 value = tegra_sor_readl(sor, SOR_CLK_CNTRL);
2794 value &= ~SOR_CLK_CNTRL_DP_CLK_SEL_MASK;
2795
2796 if (output->panel)
2797 value |= SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_DPCLK;
2798 else
2799 value |= SOR_CLK_CNTRL_DP_CLK_SEL_DIFF_DPCLK;
2800
2801 tegra_sor_writel(sor, value, SOR_CLK_CNTRL);
2802
2803 usleep_range(200, 400);
2804
2805 value = tegra_sor_readl(sor, SOR_DP_SPARE0);
2806 /* XXX not in TRM */
2807 if (output->panel)
2808 value |= SOR_DP_SPARE_PANEL_INTERNAL;
2809 else
2810 value &= ~SOR_DP_SPARE_PANEL_INTERNAL;
2811
2812 value |= SOR_DP_SPARE_SEQ_ENABLE;
2813 tegra_sor_writel(sor, value, SOR_DP_SPARE0);
2814
2815 /* XXX not in TRM */
2816 tegra_sor_writel(sor, 0, SOR_LVDS);
2817
2818 value = tegra_sor_readl(sor, sor->soc->regs->pll0);
2819 value &= ~SOR_PLL0_ICHPMP_MASK;
2820 value &= ~SOR_PLL0_VCOCAP_MASK;
2821 value |= SOR_PLL0_ICHPMP(0x1);
2822 value |= SOR_PLL0_VCOCAP(0x3);
2823 value |= SOR_PLL0_RESISTOR_EXT;
2824 tegra_sor_writel(sor, value, sor->soc->regs->pll0);
2825
2826 /* XXX not in TRM */
2827 for (value = 0, i = 0; i < 5; i++)
2828 value |= SOR_XBAR_CTRL_LINK0_XSEL(i, sor->soc->xbar_cfg[i]) |
2829 SOR_XBAR_CTRL_LINK1_XSEL(i, i);
2830
2831 tegra_sor_writel(sor, 0x00000000, SOR_XBAR_POL);
2832 tegra_sor_writel(sor, value, SOR_XBAR_CTRL);
2833
2834 /*
2835 * Switch the pad clock to the DP clock. Note that we cannot actually
2836 * do this because Tegra186 and later don't support clk_set_parent()
2837 * on the sorX_pad_clkout clocks. We already do the equivalent above
2838 * using the DP_CLK_SEL mux of the SOR_CLK_CNTRL register.
2839 */
2840#if 0
2841 err = clk_set_parent(sor->clk_pad, sor->clk_parent);
2842 if (err < 0) {
2843 dev_err(sor->dev, "failed to select pad parent clock: %d\n",
2844 err);
2845 return;
2846 }
2847#endif
2848
2849 /* switch the SOR clock to the pad clock */
2850 err = tegra_sor_set_parent_clock(sor, sor->clk_pad);
2851 if (err < 0) {
2852 dev_err(sor->dev, "failed to select SOR parent clock: %d\n",
2853 err);
2854 return;
2855 }
2856
2857 /* switch the output clock to the parent pixel clock */
2858 err = clk_set_parent(sor->clk, sor->clk_parent);
2859 if (err < 0) {
2860 dev_err(sor->dev, "failed to select output parent clock: %d\n",
2861 err);
2862 return;
2863 }
2864
2865 /* use DP-A protocol */
2866 value = tegra_sor_readl(sor, SOR_STATE1);
2867 value &= ~SOR_STATE_ASY_PROTOCOL_MASK;
2868 value |= SOR_STATE_ASY_PROTOCOL_DP_A;
2869 tegra_sor_writel(sor, value, SOR_STATE1);
2870
2871 /* enable port */
2872 value = tegra_sor_readl(sor, SOR_DP_LINKCTL0);
2873 value |= SOR_DP_LINKCTL_ENABLE;
2874 tegra_sor_writel(sor, value, SOR_DP_LINKCTL0);
2875
2876 tegra_sor_dp_term_calibrate(sor);
2877
2878 err = drm_dp_link_train(&sor->link);
2879 if (err < 0)
2880 dev_err(sor->dev, "link training failed: %d\n", err);
2881 else
2882 dev_dbg(sor->dev, "link training succeeded\n");
2883
2884 err = drm_dp_link_power_up(sor->aux, &sor->link);
2885 if (err < 0)
2886 dev_err(sor->dev, "failed to power up DP link: %d\n", err);
2887
2888 /* compute configuration */
2889 memset(&config, 0, sizeof(config));
2890 config.bits_per_pixel = state->bpc * 3;
2891
2892 err = tegra_sor_compute_config(sor, mode, &config, &sor->link);
2893 if (err < 0)
2894 dev_err(sor->dev, "failed to compute configuration: %d\n", err);
2895
2896 tegra_sor_apply_config(sor, &config);
2897 tegra_sor_mode_set(sor, mode, state);
2898
2899 if (output->panel) {
2900 /* CSTM (LVDS, link A/B, upper) */
2901 value = SOR_CSTM_LVDS | SOR_CSTM_LINK_ACT_A | SOR_CSTM_LINK_ACT_B |
2902 SOR_CSTM_UPPER;
2903 tegra_sor_writel(sor, value, SOR_CSTM);
2904
2905 /* PWM setup */
2906 err = tegra_sor_setup_pwm(sor, 250);
2907 if (err < 0)
2908 dev_err(sor->dev, "failed to setup PWM: %d\n", err);
2909 }
2910
2911 tegra_sor_update(sor);
2912
2913 err = tegra_sor_power_up(sor, 250);
2914 if (err < 0)
2915 dev_err(sor->dev, "failed to power up SOR: %d\n", err);
2916
2917 /* attach and wake up */
2918 err = tegra_sor_attach(sor);
2919 if (err < 0)
2920 dev_err(sor->dev, "failed to attach SOR: %d\n", err);
2921
2922 value = tegra_dc_readl(dc, DC_DISP_DISP_WIN_OPTIONS);
2923 value |= SOR_ENABLE(sor->index);
2924 tegra_dc_writel(dc, value, DC_DISP_DISP_WIN_OPTIONS);
2925
2926 tegra_dc_commit(dc);
2927
2928 err = tegra_sor_wakeup(sor);
2929 if (err < 0)
2930 dev_err(sor->dev, "failed to wakeup SOR: %d\n", err);
2931
2932 if (output->panel)
2933 drm_panel_enable(output->panel);
2934}
2935
2936static const struct drm_encoder_helper_funcs tegra_sor_dp_helpers = {
2937 .disable = tegra_sor_dp_disable,
2938 .enable = tegra_sor_dp_enable,
2939 .atomic_check = tegra_sor_encoder_atomic_check,
2940};
2941
2942static void tegra_sor_disable_regulator(void *data)
2943{
2944 struct regulator *reg = data;
2945
2946 regulator_disable(reg);
2947}
2948
2949static int tegra_sor_enable_regulator(struct tegra_sor *sor, struct regulator *reg)
2950{
2951 int err;
2952
2953 err = regulator_enable(reg);
2954 if (err)
2955 return err;
2956
2957 return devm_add_action_or_reset(sor->dev, tegra_sor_disable_regulator, reg);
2958}
2959
2960static int tegra_sor_hdmi_probe(struct tegra_sor *sor)
2961{
2962 int err;
2963
2964 sor->avdd_io_supply = devm_regulator_get(sor->dev, "avdd-io-hdmi-dp");
2965 if (IS_ERR(sor->avdd_io_supply))
2966 return dev_err_probe(sor->dev, PTR_ERR(sor->avdd_io_supply),
2967 "cannot get AVDD I/O supply\n");
2968
2969 err = tegra_sor_enable_regulator(sor, sor->avdd_io_supply);
2970 if (err < 0) {
2971 dev_err(sor->dev, "failed to enable AVDD I/O supply: %d\n",
2972 err);
2973 return err;
2974 }
2975
2976 sor->vdd_pll_supply = devm_regulator_get(sor->dev, "vdd-hdmi-dp-pll");
2977 if (IS_ERR(sor->vdd_pll_supply))
2978 return dev_err_probe(sor->dev, PTR_ERR(sor->vdd_pll_supply),
2979 "cannot get VDD PLL supply\n");
2980
2981 err = tegra_sor_enable_regulator(sor, sor->vdd_pll_supply);
2982 if (err < 0) {
2983 dev_err(sor->dev, "failed to enable VDD PLL supply: %d\n",
2984 err);
2985 return err;
2986 }
2987
2988 sor->hdmi_supply = devm_regulator_get(sor->dev, "hdmi");
2989 if (IS_ERR(sor->hdmi_supply))
2990 return dev_err_probe(sor->dev, PTR_ERR(sor->hdmi_supply),
2991 "cannot get HDMI supply\n");
2992
2993 err = tegra_sor_enable_regulator(sor, sor->hdmi_supply);
2994 if (err < 0) {
2995 dev_err(sor->dev, "failed to enable HDMI supply: %d\n", err);
2996 return err;
2997 }
2998
2999 INIT_DELAYED_WORK(&sor->scdc, tegra_sor_hdmi_scdc_work);
3000
3001 return 0;
3002}
3003
3004static const struct tegra_sor_ops tegra_sor_hdmi_ops = {
3005 .name = "HDMI",
3006 .probe = tegra_sor_hdmi_probe,
3007 .audio_enable = tegra_sor_hdmi_audio_enable,
3008 .audio_disable = tegra_sor_hdmi_audio_disable,
3009};
3010
3011static int tegra_sor_dp_probe(struct tegra_sor *sor)
3012{
3013 int err;
3014
3015 sor->avdd_io_supply = devm_regulator_get(sor->dev, "avdd-io-hdmi-dp");
3016 if (IS_ERR(sor->avdd_io_supply))
3017 return PTR_ERR(sor->avdd_io_supply);
3018
3019 err = tegra_sor_enable_regulator(sor, sor->avdd_io_supply);
3020 if (err < 0)
3021 return err;
3022
3023 sor->vdd_pll_supply = devm_regulator_get(sor->dev, "vdd-hdmi-dp-pll");
3024 if (IS_ERR(sor->vdd_pll_supply))
3025 return PTR_ERR(sor->vdd_pll_supply);
3026
3027 err = tegra_sor_enable_regulator(sor, sor->vdd_pll_supply);
3028 if (err < 0)
3029 return err;
3030
3031 return 0;
3032}
3033
3034static const struct tegra_sor_ops tegra_sor_dp_ops = {
3035 .name = "DP",
3036 .probe = tegra_sor_dp_probe,
3037};
3038
3039static int tegra_sor_init(struct host1x_client *client)
3040{
3041 struct drm_device *drm = dev_get_drvdata(client->host);
3042 const struct drm_encoder_helper_funcs *helpers = NULL;
3043 struct tegra_sor *sor = host1x_client_to_sor(client);
3044 int connector = DRM_MODE_CONNECTOR_Unknown;
3045 int encoder = DRM_MODE_ENCODER_NONE;
3046 int err;
3047
3048 if (!sor->aux) {
3049 if (sor->ops == &tegra_sor_hdmi_ops) {
3050 connector = DRM_MODE_CONNECTOR_HDMIA;
3051 encoder = DRM_MODE_ENCODER_TMDS;
3052 helpers = &tegra_sor_hdmi_helpers;
3053 } else if (sor->soc->supports_lvds) {
3054 connector = DRM_MODE_CONNECTOR_LVDS;
3055 encoder = DRM_MODE_ENCODER_LVDS;
3056 }
3057 } else {
3058 if (sor->output.panel) {
3059 connector = DRM_MODE_CONNECTOR_eDP;
3060 encoder = DRM_MODE_ENCODER_TMDS;
3061 helpers = &tegra_sor_dp_helpers;
3062 } else {
3063 connector = DRM_MODE_CONNECTOR_DisplayPort;
3064 encoder = DRM_MODE_ENCODER_TMDS;
3065 helpers = &tegra_sor_dp_helpers;
3066 }
3067
3068 sor->link.ops = &tegra_sor_dp_link_ops;
3069 sor->link.aux = sor->aux;
3070 }
3071
3072 sor->output.dev = sor->dev;
3073
3074 drm_connector_init_with_ddc(drm, &sor->output.connector,
3075 &tegra_sor_connector_funcs,
3076 connector,
3077 sor->output.ddc);
3078 drm_connector_helper_add(&sor->output.connector,
3079 &tegra_sor_connector_helper_funcs);
3080 sor->output.connector.dpms = DRM_MODE_DPMS_OFF;
3081
3082 drm_simple_encoder_init(drm, &sor->output.encoder, encoder);
3083 drm_encoder_helper_add(&sor->output.encoder, helpers);
3084
3085 drm_connector_attach_encoder(&sor->output.connector,
3086 &sor->output.encoder);
3087 drm_connector_register(&sor->output.connector);
3088
3089 err = tegra_output_init(drm, &sor->output);
3090 if (err < 0) {
3091 dev_err(client->dev, "failed to initialize output: %d\n", err);
3092 return err;
3093 }
3094
3095 tegra_output_find_possible_crtcs(&sor->output, drm);
3096
3097 if (sor->aux) {
3098 err = drm_dp_aux_attach(sor->aux, &sor->output);
3099 if (err < 0) {
3100 dev_err(sor->dev, "failed to attach DP: %d\n", err);
3101 return err;
3102 }
3103 }
3104
3105 /*
3106 * XXX: Remove this reset once proper hand-over from firmware to
3107 * kernel is possible.
3108 */
3109 if (sor->rst) {
3110 err = pm_runtime_resume_and_get(sor->dev);
3111 if (err < 0) {
3112 dev_err(sor->dev, "failed to get runtime PM: %d\n", err);
3113 return err;
3114 }
3115
3116 err = reset_control_acquire(sor->rst);
3117 if (err < 0) {
3118 dev_err(sor->dev, "failed to acquire SOR reset: %d\n",
3119 err);
3120 goto rpm_put;
3121 }
3122
3123 err = reset_control_assert(sor->rst);
3124 if (err < 0) {
3125 dev_err(sor->dev, "failed to assert SOR reset: %d\n",
3126 err);
3127 goto rpm_put;
3128 }
3129 }
3130
3131 err = clk_prepare_enable(sor->clk);
3132 if (err < 0) {
3133 dev_err(sor->dev, "failed to enable clock: %d\n", err);
3134 goto rpm_put;
3135 }
3136
3137 usleep_range(1000, 3000);
3138
3139 if (sor->rst) {
3140 err = reset_control_deassert(sor->rst);
3141 if (err < 0) {
3142 dev_err(sor->dev, "failed to deassert SOR reset: %d\n",
3143 err);
3144 clk_disable_unprepare(sor->clk);
3145 goto rpm_put;
3146 }
3147
3148 reset_control_release(sor->rst);
3149 pm_runtime_put(sor->dev);
3150 }
3151
3152 err = clk_prepare_enable(sor->clk_safe);
3153 if (err < 0) {
3154 clk_disable_unprepare(sor->clk);
3155 return err;
3156 }
3157
3158 err = clk_prepare_enable(sor->clk_dp);
3159 if (err < 0) {
3160 clk_disable_unprepare(sor->clk_safe);
3161 clk_disable_unprepare(sor->clk);
3162 return err;
3163 }
3164
3165 return 0;
3166
3167rpm_put:
3168 if (sor->rst)
3169 pm_runtime_put(sor->dev);
3170
3171 return err;
3172}
3173
3174static int tegra_sor_exit(struct host1x_client *client)
3175{
3176 struct tegra_sor *sor = host1x_client_to_sor(client);
3177 int err;
3178
3179 tegra_output_exit(&sor->output);
3180
3181 if (sor->aux) {
3182 err = drm_dp_aux_detach(sor->aux);
3183 if (err < 0) {
3184 dev_err(sor->dev, "failed to detach DP: %d\n", err);
3185 return err;
3186 }
3187 }
3188
3189 clk_disable_unprepare(sor->clk_safe);
3190 clk_disable_unprepare(sor->clk_dp);
3191 clk_disable_unprepare(sor->clk);
3192
3193 return 0;
3194}
3195
3196static int tegra_sor_runtime_suspend(struct host1x_client *client)
3197{
3198 struct tegra_sor *sor = host1x_client_to_sor(client);
3199 struct device *dev = client->dev;
3200 int err;
3201
3202 if (sor->rst) {
3203 err = reset_control_assert(sor->rst);
3204 if (err < 0) {
3205 dev_err(dev, "failed to assert reset: %d\n", err);
3206 return err;
3207 }
3208
3209 reset_control_release(sor->rst);
3210 }
3211
3212 usleep_range(1000, 2000);
3213
3214 clk_disable_unprepare(sor->clk);
3215 pm_runtime_put_sync(dev);
3216
3217 return 0;
3218}
3219
3220static int tegra_sor_runtime_resume(struct host1x_client *client)
3221{
3222 struct tegra_sor *sor = host1x_client_to_sor(client);
3223 struct device *dev = client->dev;
3224 int err;
3225
3226 err = pm_runtime_resume_and_get(dev);
3227 if (err < 0) {
3228 dev_err(dev, "failed to get runtime PM: %d\n", err);
3229 return err;
3230 }
3231
3232 err = clk_prepare_enable(sor->clk);
3233 if (err < 0) {
3234 dev_err(dev, "failed to enable clock: %d\n", err);
3235 goto put_rpm;
3236 }
3237
3238 usleep_range(1000, 2000);
3239
3240 if (sor->rst) {
3241 err = reset_control_acquire(sor->rst);
3242 if (err < 0) {
3243 dev_err(dev, "failed to acquire reset: %d\n", err);
3244 goto disable_clk;
3245 }
3246
3247 err = reset_control_deassert(sor->rst);
3248 if (err < 0) {
3249 dev_err(dev, "failed to deassert reset: %d\n", err);
3250 goto release_reset;
3251 }
3252 }
3253
3254 return 0;
3255
3256release_reset:
3257 reset_control_release(sor->rst);
3258disable_clk:
3259 clk_disable_unprepare(sor->clk);
3260put_rpm:
3261 pm_runtime_put_sync(dev);
3262 return err;
3263}
3264
3265static const struct host1x_client_ops sor_client_ops = {
3266 .init = tegra_sor_init,
3267 .exit = tegra_sor_exit,
3268 .suspend = tegra_sor_runtime_suspend,
3269 .resume = tegra_sor_runtime_resume,
3270};
3271
3272static const u8 tegra124_sor_xbar_cfg[5] = {
3273 0, 1, 2, 3, 4
3274};
3275
3276static const struct tegra_sor_regs tegra124_sor_regs = {
3277 .head_state0 = 0x05,
3278 .head_state1 = 0x07,
3279 .head_state2 = 0x09,
3280 .head_state3 = 0x0b,
3281 .head_state4 = 0x0d,
3282 .head_state5 = 0x0f,
3283 .pll0 = 0x17,
3284 .pll1 = 0x18,
3285 .pll2 = 0x19,
3286 .pll3 = 0x1a,
3287 .dp_padctl0 = 0x5c,
3288 .dp_padctl2 = 0x73,
3289};
3290
3291/* Tegra124 and Tegra132 have lanes 0 and 2 swapped. */
3292static const u8 tegra124_sor_lane_map[4] = {
3293 2, 1, 0, 3,
3294};
3295
3296static const u8 tegra124_sor_voltage_swing[4][4][4] = {
3297 {
3298 { 0x13, 0x19, 0x1e, 0x28 },
3299 { 0x1e, 0x25, 0x2d, },
3300 { 0x28, 0x32, },
3301 { 0x3c, },
3302 }, {
3303 { 0x12, 0x17, 0x1b, 0x25 },
3304 { 0x1c, 0x23, 0x2a, },
3305 { 0x25, 0x2f, },
3306 { 0x39, }
3307 }, {
3308 { 0x12, 0x16, 0x1a, 0x22 },
3309 { 0x1b, 0x20, 0x27, },
3310 { 0x24, 0x2d, },
3311 { 0x36, },
3312 }, {
3313 { 0x11, 0x14, 0x17, 0x1f },
3314 { 0x19, 0x1e, 0x24, },
3315 { 0x22, 0x2a, },
3316 { 0x32, },
3317 },
3318};
3319
3320static const u8 tegra124_sor_pre_emphasis[4][4][4] = {
3321 {
3322 { 0x00, 0x09, 0x13, 0x25 },
3323 { 0x00, 0x0f, 0x1e, },
3324 { 0x00, 0x14, },
3325 { 0x00, },
3326 }, {
3327 { 0x00, 0x0a, 0x14, 0x28 },
3328 { 0x00, 0x0f, 0x1e, },
3329 { 0x00, 0x14, },
3330 { 0x00 },
3331 }, {
3332 { 0x00, 0x0a, 0x14, 0x28 },
3333 { 0x00, 0x0f, 0x1e, },
3334 { 0x00, 0x14, },
3335 { 0x00, },
3336 }, {
3337 { 0x00, 0x0a, 0x14, 0x28 },
3338 { 0x00, 0x0f, 0x1e, },
3339 { 0x00, 0x14, },
3340 { 0x00, },
3341 },
3342};
3343
3344static const u8 tegra124_sor_post_cursor[4][4][4] = {
3345 {
3346 { 0x00, 0x00, 0x00, 0x00 },
3347 { 0x00, 0x00, 0x00, },
3348 { 0x00, 0x00, },
3349 { 0x00, },
3350 }, {
3351 { 0x02, 0x02, 0x04, 0x05 },
3352 { 0x02, 0x04, 0x05, },
3353 { 0x04, 0x05, },
3354 { 0x05, },
3355 }, {
3356 { 0x04, 0x05, 0x08, 0x0b },
3357 { 0x05, 0x09, 0x0b, },
3358 { 0x08, 0x0a, },
3359 { 0x0b, },
3360 }, {
3361 { 0x05, 0x09, 0x0b, 0x12 },
3362 { 0x09, 0x0d, 0x12, },
3363 { 0x0b, 0x0f, },
3364 { 0x12, },
3365 },
3366};
3367
3368static const u8 tegra124_sor_tx_pu[4][4][4] = {
3369 {
3370 { 0x20, 0x30, 0x40, 0x60 },
3371 { 0x30, 0x40, 0x60, },
3372 { 0x40, 0x60, },
3373 { 0x60, },
3374 }, {
3375 { 0x20, 0x20, 0x30, 0x50 },
3376 { 0x30, 0x40, 0x50, },
3377 { 0x40, 0x50, },
3378 { 0x60, },
3379 }, {
3380 { 0x20, 0x20, 0x30, 0x40, },
3381 { 0x30, 0x30, 0x40, },
3382 { 0x40, 0x50, },
3383 { 0x60, },
3384 }, {
3385 { 0x20, 0x20, 0x20, 0x40, },
3386 { 0x30, 0x30, 0x40, },
3387 { 0x40, 0x40, },
3388 { 0x60, },
3389 },
3390};
3391
3392static const struct tegra_sor_soc tegra124_sor = {
3393 .supports_lvds = true,
3394 .supports_hdmi = false,
3395 .supports_dp = true,
3396 .supports_audio = false,
3397 .supports_hdcp = false,
3398 .regs = &tegra124_sor_regs,
3399 .has_nvdisplay = false,
3400 .xbar_cfg = tegra124_sor_xbar_cfg,
3401 .lane_map = tegra124_sor_lane_map,
3402 .voltage_swing = tegra124_sor_voltage_swing,
3403 .pre_emphasis = tegra124_sor_pre_emphasis,
3404 .post_cursor = tegra124_sor_post_cursor,
3405 .tx_pu = tegra124_sor_tx_pu,
3406};
3407
3408static const u8 tegra132_sor_pre_emphasis[4][4][4] = {
3409 {
3410 { 0x00, 0x08, 0x12, 0x24 },
3411 { 0x01, 0x0e, 0x1d, },
3412 { 0x01, 0x13, },
3413 { 0x00, },
3414 }, {
3415 { 0x00, 0x08, 0x12, 0x24 },
3416 { 0x00, 0x0e, 0x1d, },
3417 { 0x00, 0x13, },
3418 { 0x00 },
3419 }, {
3420 { 0x00, 0x08, 0x12, 0x24 },
3421 { 0x00, 0x0e, 0x1d, },
3422 { 0x00, 0x13, },
3423 { 0x00, },
3424 }, {
3425 { 0x00, 0x08, 0x12, 0x24 },
3426 { 0x00, 0x0e, 0x1d, },
3427 { 0x00, 0x13, },
3428 { 0x00, },
3429 },
3430};
3431
3432static const struct tegra_sor_soc tegra132_sor = {
3433 .supports_lvds = true,
3434 .supports_hdmi = false,
3435 .supports_dp = true,
3436 .supports_audio = false,
3437 .supports_hdcp = false,
3438 .regs = &tegra124_sor_regs,
3439 .has_nvdisplay = false,
3440 .xbar_cfg = tegra124_sor_xbar_cfg,
3441 .lane_map = tegra124_sor_lane_map,
3442 .voltage_swing = tegra124_sor_voltage_swing,
3443 .pre_emphasis = tegra132_sor_pre_emphasis,
3444 .post_cursor = tegra124_sor_post_cursor,
3445 .tx_pu = tegra124_sor_tx_pu,
3446};
3447
3448static const struct tegra_sor_regs tegra210_sor_regs = {
3449 .head_state0 = 0x05,
3450 .head_state1 = 0x07,
3451 .head_state2 = 0x09,
3452 .head_state3 = 0x0b,
3453 .head_state4 = 0x0d,
3454 .head_state5 = 0x0f,
3455 .pll0 = 0x17,
3456 .pll1 = 0x18,
3457 .pll2 = 0x19,
3458 .pll3 = 0x1a,
3459 .dp_padctl0 = 0x5c,
3460 .dp_padctl2 = 0x73,
3461};
3462
3463static const u8 tegra210_sor_xbar_cfg[5] = {
3464 2, 1, 0, 3, 4
3465};
3466
3467static const u8 tegra210_sor_lane_map[4] = {
3468 0, 1, 2, 3,
3469};
3470
3471static const struct tegra_sor_soc tegra210_sor = {
3472 .supports_lvds = false,
3473 .supports_hdmi = false,
3474 .supports_dp = true,
3475 .supports_audio = false,
3476 .supports_hdcp = false,
3477
3478 .regs = &tegra210_sor_regs,
3479 .has_nvdisplay = false,
3480
3481 .xbar_cfg = tegra210_sor_xbar_cfg,
3482 .lane_map = tegra210_sor_lane_map,
3483 .voltage_swing = tegra124_sor_voltage_swing,
3484 .pre_emphasis = tegra124_sor_pre_emphasis,
3485 .post_cursor = tegra124_sor_post_cursor,
3486 .tx_pu = tegra124_sor_tx_pu,
3487};
3488
3489static const struct tegra_sor_soc tegra210_sor1 = {
3490 .supports_lvds = false,
3491 .supports_hdmi = true,
3492 .supports_dp = true,
3493 .supports_audio = true,
3494 .supports_hdcp = true,
3495
3496 .regs = &tegra210_sor_regs,
3497 .has_nvdisplay = false,
3498
3499 .num_settings = ARRAY_SIZE(tegra210_sor_hdmi_defaults),
3500 .settings = tegra210_sor_hdmi_defaults,
3501 .xbar_cfg = tegra210_sor_xbar_cfg,
3502 .lane_map = tegra210_sor_lane_map,
3503 .voltage_swing = tegra124_sor_voltage_swing,
3504 .pre_emphasis = tegra124_sor_pre_emphasis,
3505 .post_cursor = tegra124_sor_post_cursor,
3506 .tx_pu = tegra124_sor_tx_pu,
3507};
3508
3509static const struct tegra_sor_regs tegra186_sor_regs = {
3510 .head_state0 = 0x151,
3511 .head_state1 = 0x154,
3512 .head_state2 = 0x157,
3513 .head_state3 = 0x15a,
3514 .head_state4 = 0x15d,
3515 .head_state5 = 0x160,
3516 .pll0 = 0x163,
3517 .pll1 = 0x164,
3518 .pll2 = 0x165,
3519 .pll3 = 0x166,
3520 .dp_padctl0 = 0x168,
3521 .dp_padctl2 = 0x16a,
3522};
3523
3524static const u8 tegra186_sor_voltage_swing[4][4][4] = {
3525 {
3526 { 0x13, 0x19, 0x1e, 0x28 },
3527 { 0x1e, 0x25, 0x2d, },
3528 { 0x28, 0x32, },
3529 { 0x39, },
3530 }, {
3531 { 0x12, 0x16, 0x1b, 0x25 },
3532 { 0x1c, 0x23, 0x2a, },
3533 { 0x25, 0x2f, },
3534 { 0x37, }
3535 }, {
3536 { 0x12, 0x16, 0x1a, 0x22 },
3537 { 0x1b, 0x20, 0x27, },
3538 { 0x24, 0x2d, },
3539 { 0x35, },
3540 }, {
3541 { 0x11, 0x14, 0x17, 0x1f },
3542 { 0x19, 0x1e, 0x24, },
3543 { 0x22, 0x2a, },
3544 { 0x32, },
3545 },
3546};
3547
3548static const u8 tegra186_sor_pre_emphasis[4][4][4] = {
3549 {
3550 { 0x00, 0x08, 0x12, 0x24 },
3551 { 0x01, 0x0e, 0x1d, },
3552 { 0x01, 0x13, },
3553 { 0x00, },
3554 }, {
3555 { 0x00, 0x08, 0x12, 0x24 },
3556 { 0x00, 0x0e, 0x1d, },
3557 { 0x00, 0x13, },
3558 { 0x00 },
3559 }, {
3560 { 0x00, 0x08, 0x14, 0x24 },
3561 { 0x00, 0x0e, 0x1d, },
3562 { 0x00, 0x13, },
3563 { 0x00, },
3564 }, {
3565 { 0x00, 0x08, 0x12, 0x24 },
3566 { 0x00, 0x0e, 0x1d, },
3567 { 0x00, 0x13, },
3568 { 0x00, },
3569 },
3570};
3571
3572static const struct tegra_sor_soc tegra186_sor = {
3573 .supports_lvds = false,
3574 .supports_hdmi = true,
3575 .supports_dp = true,
3576 .supports_audio = true,
3577 .supports_hdcp = true,
3578
3579 .regs = &tegra186_sor_regs,
3580 .has_nvdisplay = true,
3581
3582 .num_settings = ARRAY_SIZE(tegra186_sor_hdmi_defaults),
3583 .settings = tegra186_sor_hdmi_defaults,
3584 .xbar_cfg = tegra124_sor_xbar_cfg,
3585 .lane_map = tegra124_sor_lane_map,
3586 .voltage_swing = tegra186_sor_voltage_swing,
3587 .pre_emphasis = tegra186_sor_pre_emphasis,
3588 .post_cursor = tegra124_sor_post_cursor,
3589 .tx_pu = tegra124_sor_tx_pu,
3590};
3591
3592static const struct tegra_sor_regs tegra194_sor_regs = {
3593 .head_state0 = 0x151,
3594 .head_state1 = 0x155,
3595 .head_state2 = 0x159,
3596 .head_state3 = 0x15d,
3597 .head_state4 = 0x161,
3598 .head_state5 = 0x165,
3599 .pll0 = 0x169,
3600 .pll1 = 0x16a,
3601 .pll2 = 0x16b,
3602 .pll3 = 0x16c,
3603 .dp_padctl0 = 0x16e,
3604 .dp_padctl2 = 0x16f,
3605};
3606
3607static const struct tegra_sor_soc tegra194_sor = {
3608 .supports_lvds = false,
3609 .supports_hdmi = true,
3610 .supports_dp = true,
3611 .supports_audio = true,
3612 .supports_hdcp = true,
3613
3614 .regs = &tegra194_sor_regs,
3615 .has_nvdisplay = true,
3616
3617 .num_settings = ARRAY_SIZE(tegra194_sor_hdmi_defaults),
3618 .settings = tegra194_sor_hdmi_defaults,
3619
3620 .xbar_cfg = tegra210_sor_xbar_cfg,
3621 .lane_map = tegra124_sor_lane_map,
3622 .voltage_swing = tegra186_sor_voltage_swing,
3623 .pre_emphasis = tegra186_sor_pre_emphasis,
3624 .post_cursor = tegra124_sor_post_cursor,
3625 .tx_pu = tegra124_sor_tx_pu,
3626};
3627
3628static const struct of_device_id tegra_sor_of_match[] = {
3629 { .compatible = "nvidia,tegra194-sor", .data = &tegra194_sor },
3630 { .compatible = "nvidia,tegra186-sor", .data = &tegra186_sor },
3631 { .compatible = "nvidia,tegra210-sor1", .data = &tegra210_sor1 },
3632 { .compatible = "nvidia,tegra210-sor", .data = &tegra210_sor },
3633 { .compatible = "nvidia,tegra132-sor", .data = &tegra132_sor },
3634 { .compatible = "nvidia,tegra124-sor", .data = &tegra124_sor },
3635 { },
3636};
3637MODULE_DEVICE_TABLE(of, tegra_sor_of_match);
3638
3639static int tegra_sor_parse_dt(struct tegra_sor *sor)
3640{
3641 struct device_node *np = sor->dev->of_node;
3642 u32 xbar_cfg[5];
3643 unsigned int i;
3644 u32 value;
3645 int err;
3646
3647 if (sor->soc->has_nvdisplay) {
3648 err = of_property_read_u32(np, "nvidia,interface", &value);
3649 if (err < 0)
3650 return err;
3651
3652 sor->index = value;
3653
3654 /*
3655 * override the default that we already set for Tegra210 and
3656 * earlier
3657 */
3658 sor->pad = TEGRA_IO_PAD_HDMI_DP0 + sor->index;
3659 } else {
3660 if (!sor->soc->supports_audio)
3661 sor->index = 0;
3662 else
3663 sor->index = 1;
3664 }
3665
3666 err = of_property_read_u32_array(np, "nvidia,xbar-cfg", xbar_cfg, 5);
3667 if (err < 0) {
3668 /* fall back to default per-SoC XBAR configuration */
3669 for (i = 0; i < 5; i++)
3670 sor->xbar_cfg[i] = sor->soc->xbar_cfg[i];
3671 } else {
3672 /* copy cells to SOR XBAR configuration */
3673 for (i = 0; i < 5; i++)
3674 sor->xbar_cfg[i] = xbar_cfg[i];
3675 }
3676
3677 return 0;
3678}
3679
3680static irqreturn_t tegra_sor_irq(int irq, void *data)
3681{
3682 struct tegra_sor *sor = data;
3683 u32 value;
3684
3685 value = tegra_sor_readl(sor, SOR_INT_STATUS);
3686 tegra_sor_writel(sor, value, SOR_INT_STATUS);
3687
3688 if (value & SOR_INT_CODEC_SCRATCH0) {
3689 value = tegra_sor_readl(sor, SOR_AUDIO_HDA_CODEC_SCRATCH0);
3690
3691 if (value & SOR_AUDIO_HDA_CODEC_SCRATCH0_VALID) {
3692 unsigned int format;
3693
3694 format = value & SOR_AUDIO_HDA_CODEC_SCRATCH0_FMT_MASK;
3695
3696 tegra_hda_parse_format(format, &sor->format);
3697
3698 if (sor->ops->audio_enable)
3699 sor->ops->audio_enable(sor);
3700 } else {
3701 if (sor->ops->audio_disable)
3702 sor->ops->audio_disable(sor);
3703 }
3704 }
3705
3706 return IRQ_HANDLED;
3707}
3708
3709static int tegra_sor_probe(struct platform_device *pdev)
3710{
3711 struct device_node *np;
3712 struct tegra_sor *sor;
3713 int err;
3714
3715 sor = devm_kzalloc(&pdev->dev, sizeof(*sor), GFP_KERNEL);
3716 if (!sor)
3717 return -ENOMEM;
3718
3719 sor->soc = of_device_get_match_data(&pdev->dev);
3720 sor->output.dev = sor->dev = &pdev->dev;
3721
3722 sor->settings = devm_kmemdup(&pdev->dev, sor->soc->settings,
3723 sor->soc->num_settings *
3724 sizeof(*sor->settings),
3725 GFP_KERNEL);
3726 if (!sor->settings)
3727 return -ENOMEM;
3728
3729 sor->num_settings = sor->soc->num_settings;
3730
3731 np = of_parse_phandle(pdev->dev.of_node, "nvidia,dpaux", 0);
3732 if (np) {
3733 sor->aux = drm_dp_aux_find_by_of_node(np);
3734 of_node_put(np);
3735
3736 if (!sor->aux)
3737 return -EPROBE_DEFER;
3738
3739 if (get_device(sor->aux->dev))
3740 sor->output.ddc = &sor->aux->ddc;
3741 }
3742
3743 if (!sor->aux) {
3744 if (sor->soc->supports_hdmi) {
3745 sor->ops = &tegra_sor_hdmi_ops;
3746 sor->pad = TEGRA_IO_PAD_HDMI;
3747 } else if (sor->soc->supports_lvds) {
3748 dev_err(&pdev->dev, "LVDS not supported yet\n");
3749 return -ENODEV;
3750 } else {
3751 dev_err(&pdev->dev, "unknown (non-DP) support\n");
3752 return -ENODEV;
3753 }
3754 } else {
3755 np = of_parse_phandle(pdev->dev.of_node, "nvidia,panel", 0);
3756 /*
3757 * No need to keep this around since we only use it as a check
3758 * to see if a panel is connected (eDP) or not (DP).
3759 */
3760 of_node_put(np);
3761
3762 sor->ops = &tegra_sor_dp_ops;
3763 sor->pad = TEGRA_IO_PAD_LVDS;
3764 }
3765
3766 err = tegra_sor_parse_dt(sor);
3767 if (err < 0)
3768 goto put_aux;
3769
3770 err = tegra_output_probe(&sor->output);
3771 if (err < 0) {
3772 dev_err_probe(&pdev->dev, err, "failed to probe output\n");
3773 goto put_aux;
3774 }
3775
3776 if (sor->ops && sor->ops->probe) {
3777 err = sor->ops->probe(sor);
3778 if (err < 0) {
3779 dev_err(&pdev->dev, "failed to probe %s: %d\n",
3780 sor->ops->name, err);
3781 goto remove;
3782 }
3783 }
3784
3785 sor->regs = devm_platform_ioremap_resource(pdev, 0);
3786 if (IS_ERR(sor->regs)) {
3787 err = PTR_ERR(sor->regs);
3788 goto remove;
3789 }
3790
3791 err = platform_get_irq(pdev, 0);
3792 if (err < 0)
3793 goto remove;
3794
3795 sor->irq = err;
3796
3797 err = devm_request_irq(sor->dev, sor->irq, tegra_sor_irq, 0,
3798 dev_name(sor->dev), sor);
3799 if (err < 0) {
3800 dev_err(&pdev->dev, "failed to request IRQ: %d\n", err);
3801 goto remove;
3802 }
3803
3804 sor->rst = devm_reset_control_get_exclusive_released(&pdev->dev, "sor");
3805 if (IS_ERR(sor->rst)) {
3806 err = PTR_ERR(sor->rst);
3807
3808 if (err != -EBUSY || WARN_ON(!pdev->dev.pm_domain)) {
3809 dev_err(&pdev->dev, "failed to get reset control: %d\n",
3810 err);
3811 goto remove;
3812 }
3813
3814 /*
3815 * At this point, the reset control is most likely being used
3816 * by the generic power domain implementation. With any luck
3817 * the power domain will have taken care of resetting the SOR
3818 * and we don't have to do anything.
3819 */
3820 sor->rst = NULL;
3821 }
3822
3823 sor->clk = devm_clk_get(&pdev->dev, NULL);
3824 if (IS_ERR(sor->clk)) {
3825 err = PTR_ERR(sor->clk);
3826 dev_err(&pdev->dev, "failed to get module clock: %d\n", err);
3827 goto remove;
3828 }
3829
3830 if (sor->soc->supports_hdmi || sor->soc->supports_dp) {
3831 struct device_node *np = pdev->dev.of_node;
3832 const char *name;
3833
3834 /*
3835 * For backwards compatibility with Tegra210 device trees,
3836 * fall back to the old clock name "source" if the new "out"
3837 * clock is not available.
3838 */
3839 if (of_property_match_string(np, "clock-names", "out") < 0)
3840 name = "source";
3841 else
3842 name = "out";
3843
3844 sor->clk_out = devm_clk_get(&pdev->dev, name);
3845 if (IS_ERR(sor->clk_out)) {
3846 err = PTR_ERR(sor->clk_out);
3847 dev_err(sor->dev, "failed to get %s clock: %d\n",
3848 name, err);
3849 goto remove;
3850 }
3851 } else {
3852 /* fall back to the module clock on SOR0 (eDP/LVDS only) */
3853 sor->clk_out = sor->clk;
3854 }
3855
3856 sor->clk_parent = devm_clk_get(&pdev->dev, "parent");
3857 if (IS_ERR(sor->clk_parent)) {
3858 err = PTR_ERR(sor->clk_parent);
3859 dev_err(&pdev->dev, "failed to get parent clock: %d\n", err);
3860 goto remove;
3861 }
3862
3863 sor->clk_safe = devm_clk_get(&pdev->dev, "safe");
3864 if (IS_ERR(sor->clk_safe)) {
3865 err = PTR_ERR(sor->clk_safe);
3866 dev_err(&pdev->dev, "failed to get safe clock: %d\n", err);
3867 goto remove;
3868 }
3869
3870 sor->clk_dp = devm_clk_get(&pdev->dev, "dp");
3871 if (IS_ERR(sor->clk_dp)) {
3872 err = PTR_ERR(sor->clk_dp);
3873 dev_err(&pdev->dev, "failed to get DP clock: %d\n", err);
3874 goto remove;
3875 }
3876
3877 /*
3878 * Starting with Tegra186, the BPMP provides an implementation for
3879 * the pad output clock, so we have to look it up from device tree.
3880 */
3881 sor->clk_pad = devm_clk_get(&pdev->dev, "pad");
3882 if (IS_ERR(sor->clk_pad)) {
3883 if (sor->clk_pad != ERR_PTR(-ENOENT)) {
3884 err = PTR_ERR(sor->clk_pad);
3885 goto remove;
3886 }
3887
3888 /*
3889 * If the pad output clock is not available, then we assume
3890 * we're on Tegra210 or earlier and have to provide our own
3891 * implementation.
3892 */
3893 sor->clk_pad = NULL;
3894 }
3895
3896 /*
3897 * The bootloader may have set up the SOR such that it's module clock
3898 * is sourced by one of the display PLLs. However, that doesn't work
3899 * without properly having set up other bits of the SOR.
3900 */
3901 err = clk_set_parent(sor->clk_out, sor->clk_safe);
3902 if (err < 0) {
3903 dev_err(&pdev->dev, "failed to use safe clock: %d\n", err);
3904 goto remove;
3905 }
3906
3907 platform_set_drvdata(pdev, sor);
3908 pm_runtime_enable(&pdev->dev);
3909
3910 host1x_client_init(&sor->client);
3911 sor->client.ops = &sor_client_ops;
3912 sor->client.dev = &pdev->dev;
3913
3914 /*
3915 * On Tegra210 and earlier, provide our own implementation for the
3916 * pad output clock.
3917 */
3918 if (!sor->clk_pad) {
3919 char *name;
3920
3921 name = devm_kasprintf(sor->dev, GFP_KERNEL, "sor%u_pad_clkout",
3922 sor->index);
3923 if (!name) {
3924 err = -ENOMEM;
3925 goto uninit;
3926 }
3927
3928 err = host1x_client_resume(&sor->client);
3929 if (err < 0) {
3930 dev_err(sor->dev, "failed to resume: %d\n", err);
3931 goto uninit;
3932 }
3933
3934 sor->clk_pad = tegra_clk_sor_pad_register(sor, name);
3935 host1x_client_suspend(&sor->client);
3936 }
3937
3938 if (IS_ERR(sor->clk_pad)) {
3939 err = PTR_ERR(sor->clk_pad);
3940 dev_err(sor->dev, "failed to register SOR pad clock: %d\n",
3941 err);
3942 goto uninit;
3943 }
3944
3945 err = __host1x_client_register(&sor->client);
3946 if (err < 0) {
3947 dev_err(&pdev->dev, "failed to register host1x client: %d\n",
3948 err);
3949 goto uninit;
3950 }
3951
3952 return 0;
3953
3954uninit:
3955 host1x_client_exit(&sor->client);
3956 pm_runtime_disable(&pdev->dev);
3957remove:
3958 if (sor->aux)
3959 sor->output.ddc = NULL;
3960
3961 tegra_output_remove(&sor->output);
3962put_aux:
3963 if (sor->aux)
3964 put_device(sor->aux->dev);
3965
3966 return err;
3967}
3968
3969static void tegra_sor_remove(struct platform_device *pdev)
3970{
3971 struct tegra_sor *sor = platform_get_drvdata(pdev);
3972
3973 host1x_client_unregister(&sor->client);
3974
3975 pm_runtime_disable(&pdev->dev);
3976
3977 if (sor->aux) {
3978 put_device(sor->aux->dev);
3979 sor->output.ddc = NULL;
3980 }
3981
3982 tegra_output_remove(&sor->output);
3983}
3984
3985static int __maybe_unused tegra_sor_suspend(struct device *dev)
3986{
3987 struct tegra_sor *sor = dev_get_drvdata(dev);
3988 int err;
3989
3990 err = tegra_output_suspend(&sor->output);
3991 if (err < 0) {
3992 dev_err(dev, "failed to suspend output: %d\n", err);
3993 return err;
3994 }
3995
3996 if (sor->hdmi_supply) {
3997 err = regulator_disable(sor->hdmi_supply);
3998 if (err < 0) {
3999 tegra_output_resume(&sor->output);
4000 return err;
4001 }
4002 }
4003
4004 return 0;
4005}
4006
4007static int __maybe_unused tegra_sor_resume(struct device *dev)
4008{
4009 struct tegra_sor *sor = dev_get_drvdata(dev);
4010 int err;
4011
4012 if (sor->hdmi_supply) {
4013 err = regulator_enable(sor->hdmi_supply);
4014 if (err < 0)
4015 return err;
4016 }
4017
4018 err = tegra_output_resume(&sor->output);
4019 if (err < 0) {
4020 dev_err(dev, "failed to resume output: %d\n", err);
4021
4022 if (sor->hdmi_supply)
4023 regulator_disable(sor->hdmi_supply);
4024
4025 return err;
4026 }
4027
4028 return 0;
4029}
4030
4031static const struct dev_pm_ops tegra_sor_pm_ops = {
4032 SET_SYSTEM_SLEEP_PM_OPS(tegra_sor_suspend, tegra_sor_resume)
4033};
4034
4035struct platform_driver tegra_sor_driver = {
4036 .driver = {
4037 .name = "tegra-sor",
4038 .of_match_table = tegra_sor_of_match,
4039 .pm = &tegra_sor_pm_ops,
4040 },
4041 .probe = tegra_sor_probe,
4042 .remove_new = tegra_sor_remove,
4043};