Loading...
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Copyright (C) Fuzhou Rockchip Electronics Co.Ltd
4 * Zheng Yang <zhengyang@rock-chips.com>
5 */
6
7#include <drm/drm_of.h>
8#include <drm/drm_probe_helper.h>
9
10#include <linux/clk.h>
11#include <linux/mfd/syscon.h>
12#include <linux/platform_device.h>
13#include <linux/regmap.h>
14
15#include "rk3066_hdmi.h"
16
17#include "rockchip_drm_drv.h"
18#include "rockchip_drm_vop.h"
19
20#define DEFAULT_PLLA_RATE 30000000
21
22struct hdmi_data_info {
23 int vic; /* The CEA Video ID (VIC) of the current drm display mode. */
24 bool sink_is_hdmi;
25 unsigned int enc_out_format;
26 unsigned int colorimetry;
27};
28
29struct rk3066_hdmi_i2c {
30 struct i2c_adapter adap;
31
32 u8 ddc_addr;
33 u8 segment_addr;
34 u8 stat;
35
36 struct mutex i2c_lock; /* For i2c operation. */
37 struct completion cmpltn;
38};
39
40struct rk3066_hdmi {
41 struct device *dev;
42 struct drm_device *drm_dev;
43 struct regmap *grf_regmap;
44 int irq;
45 struct clk *hclk;
46 void __iomem *regs;
47
48 struct drm_connector connector;
49 struct drm_encoder encoder;
50
51 struct rk3066_hdmi_i2c *i2c;
52 struct i2c_adapter *ddc;
53
54 unsigned int tmdsclk;
55
56 struct hdmi_data_info hdmi_data;
57 struct drm_display_mode previous_mode;
58};
59
60#define to_rk3066_hdmi(x) container_of(x, struct rk3066_hdmi, x)
61
62static inline u8 hdmi_readb(struct rk3066_hdmi *hdmi, u16 offset)
63{
64 return readl_relaxed(hdmi->regs + offset);
65}
66
67static inline void hdmi_writeb(struct rk3066_hdmi *hdmi, u16 offset, u32 val)
68{
69 writel_relaxed(val, hdmi->regs + offset);
70}
71
72static inline void hdmi_modb(struct rk3066_hdmi *hdmi, u16 offset,
73 u32 msk, u32 val)
74{
75 u8 temp = hdmi_readb(hdmi, offset) & ~msk;
76
77 temp |= val & msk;
78 hdmi_writeb(hdmi, offset, temp);
79}
80
81static void rk3066_hdmi_i2c_init(struct rk3066_hdmi *hdmi)
82{
83 int ddc_bus_freq;
84
85 ddc_bus_freq = (hdmi->tmdsclk >> 2) / HDMI_SCL_RATE;
86
87 hdmi_writeb(hdmi, HDMI_DDC_BUS_FREQ_L, ddc_bus_freq & 0xFF);
88 hdmi_writeb(hdmi, HDMI_DDC_BUS_FREQ_H, (ddc_bus_freq >> 8) & 0xFF);
89
90 /* Clear the EDID interrupt flag and mute the interrupt. */
91 hdmi_modb(hdmi, HDMI_INTR_MASK1, HDMI_INTR_EDID_MASK, 0);
92 hdmi_writeb(hdmi, HDMI_INTR_STATUS1, HDMI_INTR_EDID_MASK);
93}
94
95static inline u8 rk3066_hdmi_get_power_mode(struct rk3066_hdmi *hdmi)
96{
97 return hdmi_readb(hdmi, HDMI_SYS_CTRL) & HDMI_SYS_POWER_MODE_MASK;
98}
99
100static void rk3066_hdmi_set_power_mode(struct rk3066_hdmi *hdmi, int mode)
101{
102 u8 current_mode, next_mode;
103 u8 i = 0;
104
105 current_mode = rk3066_hdmi_get_power_mode(hdmi);
106
107 DRM_DEV_DEBUG(hdmi->dev, "mode :%d\n", mode);
108 DRM_DEV_DEBUG(hdmi->dev, "current_mode :%d\n", current_mode);
109
110 if (current_mode == mode)
111 return;
112
113 do {
114 if (current_mode > mode) {
115 next_mode = current_mode / 2;
116 } else {
117 if (current_mode < HDMI_SYS_POWER_MODE_A)
118 next_mode = HDMI_SYS_POWER_MODE_A;
119 else
120 next_mode = current_mode * 2;
121 }
122
123 DRM_DEV_DEBUG(hdmi->dev, "%d: next_mode :%d\n", i, next_mode);
124
125 if (next_mode != HDMI_SYS_POWER_MODE_D) {
126 hdmi_modb(hdmi, HDMI_SYS_CTRL,
127 HDMI_SYS_POWER_MODE_MASK, next_mode);
128 } else {
129 hdmi_writeb(hdmi, HDMI_SYS_CTRL,
130 HDMI_SYS_POWER_MODE_D |
131 HDMI_SYS_PLL_RESET_MASK);
132 usleep_range(90, 100);
133 hdmi_writeb(hdmi, HDMI_SYS_CTRL,
134 HDMI_SYS_POWER_MODE_D |
135 HDMI_SYS_PLLB_RESET);
136 usleep_range(90, 100);
137 hdmi_writeb(hdmi, HDMI_SYS_CTRL,
138 HDMI_SYS_POWER_MODE_D);
139 }
140 current_mode = next_mode;
141 i = i + 1;
142 } while ((next_mode != mode) && (i < 5));
143
144 /*
145 * When the IP controller isn't configured with accurate video timing,
146 * DDC_CLK should be equal to the PLLA frequency, which is 30MHz,
147 * so we need to init the TMDS rate to the PCLK rate and reconfigure
148 * the DDC clock.
149 */
150 if (mode < HDMI_SYS_POWER_MODE_D)
151 hdmi->tmdsclk = DEFAULT_PLLA_RATE;
152}
153
154static int
155rk3066_hdmi_upload_frame(struct rk3066_hdmi *hdmi, int setup_rc,
156 union hdmi_infoframe *frame, u32 frame_index,
157 u32 mask, u32 disable, u32 enable)
158{
159 if (mask)
160 hdmi_modb(hdmi, HDMI_CP_AUTO_SEND_CTRL, mask, disable);
161
162 hdmi_writeb(hdmi, HDMI_CP_BUF_INDEX, frame_index);
163
164 if (setup_rc >= 0) {
165 u8 packed_frame[HDMI_MAXIMUM_INFO_FRAME_SIZE];
166 ssize_t rc, i;
167
168 rc = hdmi_infoframe_pack(frame, packed_frame,
169 sizeof(packed_frame));
170 if (rc < 0)
171 return rc;
172
173 for (i = 0; i < rc; i++)
174 hdmi_writeb(hdmi, HDMI_CP_BUF_ACC_HB0 + i * 4,
175 packed_frame[i]);
176
177 if (mask)
178 hdmi_modb(hdmi, HDMI_CP_AUTO_SEND_CTRL, mask, enable);
179 }
180
181 return setup_rc;
182}
183
184static int rk3066_hdmi_config_avi(struct rk3066_hdmi *hdmi,
185 struct drm_display_mode *mode)
186{
187 union hdmi_infoframe frame;
188 int rc;
189
190 rc = drm_hdmi_avi_infoframe_from_display_mode(&frame.avi,
191 &hdmi->connector, mode);
192
193 if (hdmi->hdmi_data.enc_out_format == HDMI_COLORSPACE_YUV444)
194 frame.avi.colorspace = HDMI_COLORSPACE_YUV444;
195 else if (hdmi->hdmi_data.enc_out_format == HDMI_COLORSPACE_YUV422)
196 frame.avi.colorspace = HDMI_COLORSPACE_YUV422;
197 else
198 frame.avi.colorspace = HDMI_COLORSPACE_RGB;
199
200 frame.avi.colorimetry = hdmi->hdmi_data.colorimetry;
201 frame.avi.scan_mode = HDMI_SCAN_MODE_NONE;
202
203 return rk3066_hdmi_upload_frame(hdmi, rc, &frame,
204 HDMI_INFOFRAME_AVI, 0, 0, 0);
205}
206
207static int rk3066_hdmi_config_video_timing(struct rk3066_hdmi *hdmi,
208 struct drm_display_mode *mode)
209{
210 int value, vsync_offset;
211
212 /* Set the details for the external polarity and interlace mode. */
213 value = HDMI_EXT_VIDEO_SET_EN;
214 value |= mode->flags & DRM_MODE_FLAG_PHSYNC ?
215 HDMI_VIDEO_HSYNC_ACTIVE_HIGH : HDMI_VIDEO_HSYNC_ACTIVE_LOW;
216 value |= mode->flags & DRM_MODE_FLAG_PVSYNC ?
217 HDMI_VIDEO_VSYNC_ACTIVE_HIGH : HDMI_VIDEO_VSYNC_ACTIVE_LOW;
218 value |= mode->flags & DRM_MODE_FLAG_INTERLACE ?
219 HDMI_VIDEO_MODE_INTERLACE : HDMI_VIDEO_MODE_PROGRESSIVE;
220
221 if (hdmi->hdmi_data.vic == 2 || hdmi->hdmi_data.vic == 3)
222 vsync_offset = 6;
223 else
224 vsync_offset = 0;
225
226 value |= vsync_offset << HDMI_VIDEO_VSYNC_OFFSET_SHIFT;
227 hdmi_writeb(hdmi, HDMI_EXT_VIDEO_PARA, value);
228
229 /* Set the details for the external video timing. */
230 value = mode->htotal;
231 hdmi_writeb(hdmi, HDMI_EXT_HTOTAL_L, value & 0xFF);
232 hdmi_writeb(hdmi, HDMI_EXT_HTOTAL_H, (value >> 8) & 0xFF);
233
234 value = mode->htotal - mode->hdisplay;
235 hdmi_writeb(hdmi, HDMI_EXT_HBLANK_L, value & 0xFF);
236 hdmi_writeb(hdmi, HDMI_EXT_HBLANK_H, (value >> 8) & 0xFF);
237
238 value = mode->htotal - mode->hsync_start;
239 hdmi_writeb(hdmi, HDMI_EXT_HDELAY_L, value & 0xFF);
240 hdmi_writeb(hdmi, HDMI_EXT_HDELAY_H, (value >> 8) & 0xFF);
241
242 value = mode->hsync_end - mode->hsync_start;
243 hdmi_writeb(hdmi, HDMI_EXT_HDURATION_L, value & 0xFF);
244 hdmi_writeb(hdmi, HDMI_EXT_HDURATION_H, (value >> 8) & 0xFF);
245
246 value = mode->vtotal;
247 hdmi_writeb(hdmi, HDMI_EXT_VTOTAL_L, value & 0xFF);
248 hdmi_writeb(hdmi, HDMI_EXT_VTOTAL_H, (value >> 8) & 0xFF);
249
250 value = mode->vtotal - mode->vdisplay;
251 hdmi_writeb(hdmi, HDMI_EXT_VBLANK_L, value & 0xFF);
252
253 value = mode->vtotal - mode->vsync_start + vsync_offset;
254 hdmi_writeb(hdmi, HDMI_EXT_VDELAY, value & 0xFF);
255
256 value = mode->vsync_end - mode->vsync_start;
257 hdmi_writeb(hdmi, HDMI_EXT_VDURATION, value & 0xFF);
258
259 return 0;
260}
261
262static void
263rk3066_hdmi_phy_write(struct rk3066_hdmi *hdmi, u16 offset, u8 value)
264{
265 hdmi_writeb(hdmi, offset, value);
266 hdmi_modb(hdmi, HDMI_SYS_CTRL,
267 HDMI_SYS_PLL_RESET_MASK, HDMI_SYS_PLL_RESET);
268 usleep_range(90, 100);
269 hdmi_modb(hdmi, HDMI_SYS_CTRL, HDMI_SYS_PLL_RESET_MASK, 0);
270 usleep_range(900, 1000);
271}
272
273static void rk3066_hdmi_config_phy(struct rk3066_hdmi *hdmi)
274{
275 /* TMDS uses the same frequency as dclk. */
276 hdmi_writeb(hdmi, HDMI_DEEP_COLOR_MODE, 0x22);
277
278 /*
279 * The semi-public documentation does not describe the hdmi registers
280 * used by the function rk3066_hdmi_phy_write(), so we keep using
281 * these magic values for now.
282 */
283 if (hdmi->tmdsclk > 100000000) {
284 rk3066_hdmi_phy_write(hdmi, 0x158, 0x0E);
285 rk3066_hdmi_phy_write(hdmi, 0x15c, 0x00);
286 rk3066_hdmi_phy_write(hdmi, 0x160, 0x60);
287 rk3066_hdmi_phy_write(hdmi, 0x164, 0x00);
288 rk3066_hdmi_phy_write(hdmi, 0x168, 0xDA);
289 rk3066_hdmi_phy_write(hdmi, 0x16c, 0xA1);
290 rk3066_hdmi_phy_write(hdmi, 0x170, 0x0e);
291 rk3066_hdmi_phy_write(hdmi, 0x174, 0x22);
292 rk3066_hdmi_phy_write(hdmi, 0x178, 0x00);
293 } else if (hdmi->tmdsclk > 50000000) {
294 rk3066_hdmi_phy_write(hdmi, 0x158, 0x06);
295 rk3066_hdmi_phy_write(hdmi, 0x15c, 0x00);
296 rk3066_hdmi_phy_write(hdmi, 0x160, 0x60);
297 rk3066_hdmi_phy_write(hdmi, 0x164, 0x00);
298 rk3066_hdmi_phy_write(hdmi, 0x168, 0xCA);
299 rk3066_hdmi_phy_write(hdmi, 0x16c, 0xA3);
300 rk3066_hdmi_phy_write(hdmi, 0x170, 0x0e);
301 rk3066_hdmi_phy_write(hdmi, 0x174, 0x20);
302 rk3066_hdmi_phy_write(hdmi, 0x178, 0x00);
303 } else {
304 rk3066_hdmi_phy_write(hdmi, 0x158, 0x02);
305 rk3066_hdmi_phy_write(hdmi, 0x15c, 0x00);
306 rk3066_hdmi_phy_write(hdmi, 0x160, 0x60);
307 rk3066_hdmi_phy_write(hdmi, 0x164, 0x00);
308 rk3066_hdmi_phy_write(hdmi, 0x168, 0xC2);
309 rk3066_hdmi_phy_write(hdmi, 0x16c, 0xA2);
310 rk3066_hdmi_phy_write(hdmi, 0x170, 0x0e);
311 rk3066_hdmi_phy_write(hdmi, 0x174, 0x20);
312 rk3066_hdmi_phy_write(hdmi, 0x178, 0x00);
313 }
314}
315
316static int rk3066_hdmi_setup(struct rk3066_hdmi *hdmi,
317 struct drm_display_mode *mode)
318{
319 hdmi->hdmi_data.vic = drm_match_cea_mode(mode);
320 hdmi->hdmi_data.enc_out_format = HDMI_COLORSPACE_RGB;
321
322 if (hdmi->hdmi_data.vic == 6 || hdmi->hdmi_data.vic == 7 ||
323 hdmi->hdmi_data.vic == 21 || hdmi->hdmi_data.vic == 22 ||
324 hdmi->hdmi_data.vic == 2 || hdmi->hdmi_data.vic == 3 ||
325 hdmi->hdmi_data.vic == 17 || hdmi->hdmi_data.vic == 18)
326 hdmi->hdmi_data.colorimetry = HDMI_COLORIMETRY_ITU_601;
327 else
328 hdmi->hdmi_data.colorimetry = HDMI_COLORIMETRY_ITU_709;
329
330 hdmi->tmdsclk = mode->clock * 1000;
331
332 /* Mute video and audio output. */
333 hdmi_modb(hdmi, HDMI_VIDEO_CTRL2, HDMI_VIDEO_AUDIO_DISABLE_MASK,
334 HDMI_AUDIO_DISABLE | HDMI_VIDEO_DISABLE);
335
336 /* Set power state to mode B. */
337 if (rk3066_hdmi_get_power_mode(hdmi) != HDMI_SYS_POWER_MODE_B)
338 rk3066_hdmi_set_power_mode(hdmi, HDMI_SYS_POWER_MODE_B);
339
340 /* Input video mode is RGB 24 bit. Use external data enable signal. */
341 hdmi_modb(hdmi, HDMI_AV_CTRL1,
342 HDMI_VIDEO_DE_MASK, HDMI_VIDEO_EXTERNAL_DE);
343 hdmi_writeb(hdmi, HDMI_VIDEO_CTRL1,
344 HDMI_VIDEO_OUTPUT_RGB444 |
345 HDMI_VIDEO_INPUT_DATA_DEPTH_8BIT |
346 HDMI_VIDEO_INPUT_COLOR_RGB);
347 hdmi_writeb(hdmi, HDMI_DEEP_COLOR_MODE, 0x20);
348
349 rk3066_hdmi_config_video_timing(hdmi, mode);
350
351 if (hdmi->hdmi_data.sink_is_hdmi) {
352 hdmi_modb(hdmi, HDMI_HDCP_CTRL, HDMI_VIDEO_MODE_MASK,
353 HDMI_VIDEO_MODE_HDMI);
354 rk3066_hdmi_config_avi(hdmi, mode);
355 } else {
356 hdmi_modb(hdmi, HDMI_HDCP_CTRL, HDMI_VIDEO_MODE_MASK, 0);
357 }
358
359 rk3066_hdmi_config_phy(hdmi);
360
361 rk3066_hdmi_set_power_mode(hdmi, HDMI_SYS_POWER_MODE_E);
362
363 /*
364 * When the IP controller is configured with accurate video
365 * timing, the TMDS clock source should be switched to
366 * DCLK_LCDC, so we need to init the TMDS rate to the pixel mode
367 * clock rate and reconfigure the DDC clock.
368 */
369 rk3066_hdmi_i2c_init(hdmi);
370
371 /* Unmute video output. */
372 hdmi_modb(hdmi, HDMI_VIDEO_CTRL2,
373 HDMI_VIDEO_AUDIO_DISABLE_MASK, HDMI_AUDIO_DISABLE);
374 return 0;
375}
376
377static void
378rk3066_hdmi_encoder_mode_set(struct drm_encoder *encoder,
379 struct drm_display_mode *mode,
380 struct drm_display_mode *adj_mode)
381{
382 struct rk3066_hdmi *hdmi = to_rk3066_hdmi(encoder);
383
384 /* Store the display mode for plugin/DPMS poweron events. */
385 memcpy(&hdmi->previous_mode, adj_mode, sizeof(hdmi->previous_mode));
386}
387
388static void rk3066_hdmi_encoder_enable(struct drm_encoder *encoder)
389{
390 struct rk3066_hdmi *hdmi = to_rk3066_hdmi(encoder);
391 int mux, val;
392
393 mux = drm_of_encoder_active_endpoint_id(hdmi->dev->of_node, encoder);
394 if (mux)
395 val = (HDMI_VIDEO_SEL << 16) | HDMI_VIDEO_SEL;
396 else
397 val = HDMI_VIDEO_SEL << 16;
398
399 regmap_write(hdmi->grf_regmap, GRF_SOC_CON0, val);
400
401 DRM_DEV_DEBUG(hdmi->dev, "hdmi encoder enable select: vop%s\n",
402 (mux) ? "1" : "0");
403
404 rk3066_hdmi_setup(hdmi, &hdmi->previous_mode);
405}
406
407static void rk3066_hdmi_encoder_disable(struct drm_encoder *encoder)
408{
409 struct rk3066_hdmi *hdmi = to_rk3066_hdmi(encoder);
410
411 DRM_DEV_DEBUG(hdmi->dev, "hdmi encoder disable\n");
412
413 if (rk3066_hdmi_get_power_mode(hdmi) == HDMI_SYS_POWER_MODE_E) {
414 hdmi_writeb(hdmi, HDMI_VIDEO_CTRL2,
415 HDMI_VIDEO_AUDIO_DISABLE_MASK);
416 hdmi_modb(hdmi, HDMI_VIDEO_CTRL2,
417 HDMI_AUDIO_CP_LOGIC_RESET_MASK,
418 HDMI_AUDIO_CP_LOGIC_RESET);
419 usleep_range(500, 510);
420 }
421 rk3066_hdmi_set_power_mode(hdmi, HDMI_SYS_POWER_MODE_A);
422}
423
424static bool
425rk3066_hdmi_encoder_mode_fixup(struct drm_encoder *encoder,
426 const struct drm_display_mode *mode,
427 struct drm_display_mode *adj_mode)
428{
429 return true;
430}
431
432static int
433rk3066_hdmi_encoder_atomic_check(struct drm_encoder *encoder,
434 struct drm_crtc_state *crtc_state,
435 struct drm_connector_state *conn_state)
436{
437 struct rockchip_crtc_state *s = to_rockchip_crtc_state(crtc_state);
438
439 s->output_mode = ROCKCHIP_OUT_MODE_P888;
440 s->output_type = DRM_MODE_CONNECTOR_HDMIA;
441
442 return 0;
443}
444
445static const
446struct drm_encoder_helper_funcs rk3066_hdmi_encoder_helper_funcs = {
447 .enable = rk3066_hdmi_encoder_enable,
448 .disable = rk3066_hdmi_encoder_disable,
449 .mode_fixup = rk3066_hdmi_encoder_mode_fixup,
450 .mode_set = rk3066_hdmi_encoder_mode_set,
451 .atomic_check = rk3066_hdmi_encoder_atomic_check,
452};
453
454static const struct drm_encoder_funcs rk3066_hdmi_encoder_funcs = {
455 .destroy = drm_encoder_cleanup,
456};
457
458static enum drm_connector_status
459rk3066_hdmi_connector_detect(struct drm_connector *connector, bool force)
460{
461 struct rk3066_hdmi *hdmi = to_rk3066_hdmi(connector);
462
463 return (hdmi_readb(hdmi, HDMI_HPG_MENS_STA) & HDMI_HPG_IN_STATUS_HIGH) ?
464 connector_status_connected : connector_status_disconnected;
465}
466
467static int rk3066_hdmi_connector_get_modes(struct drm_connector *connector)
468{
469 struct rk3066_hdmi *hdmi = to_rk3066_hdmi(connector);
470 struct edid *edid;
471 int ret = 0;
472
473 if (!hdmi->ddc)
474 return 0;
475
476 edid = drm_get_edid(connector, hdmi->ddc);
477 if (edid) {
478 hdmi->hdmi_data.sink_is_hdmi = drm_detect_hdmi_monitor(edid);
479 drm_connector_update_edid_property(connector, edid);
480 ret = drm_add_edid_modes(connector, edid);
481 kfree(edid);
482 }
483
484 return ret;
485}
486
487static enum drm_mode_status
488rk3066_hdmi_connector_mode_valid(struct drm_connector *connector,
489 struct drm_display_mode *mode)
490{
491 u32 vic = drm_match_cea_mode(mode);
492
493 if (vic > 1)
494 return MODE_OK;
495 else
496 return MODE_BAD;
497}
498
499static struct drm_encoder *
500rk3066_hdmi_connector_best_encoder(struct drm_connector *connector)
501{
502 struct rk3066_hdmi *hdmi = to_rk3066_hdmi(connector);
503
504 return &hdmi->encoder;
505}
506
507static int
508rk3066_hdmi_probe_single_connector_modes(struct drm_connector *connector,
509 uint32_t maxX, uint32_t maxY)
510{
511 if (maxX > 1920)
512 maxX = 1920;
513 if (maxY > 1080)
514 maxY = 1080;
515
516 return drm_helper_probe_single_connector_modes(connector, maxX, maxY);
517}
518
519static void rk3066_hdmi_connector_destroy(struct drm_connector *connector)
520{
521 drm_connector_unregister(connector);
522 drm_connector_cleanup(connector);
523}
524
525static const struct drm_connector_funcs rk3066_hdmi_connector_funcs = {
526 .fill_modes = rk3066_hdmi_probe_single_connector_modes,
527 .detect = rk3066_hdmi_connector_detect,
528 .destroy = rk3066_hdmi_connector_destroy,
529 .reset = drm_atomic_helper_connector_reset,
530 .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
531 .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
532};
533
534static const
535struct drm_connector_helper_funcs rk3066_hdmi_connector_helper_funcs = {
536 .get_modes = rk3066_hdmi_connector_get_modes,
537 .mode_valid = rk3066_hdmi_connector_mode_valid,
538 .best_encoder = rk3066_hdmi_connector_best_encoder,
539};
540
541static int
542rk3066_hdmi_register(struct drm_device *drm, struct rk3066_hdmi *hdmi)
543{
544 struct drm_encoder *encoder = &hdmi->encoder;
545 struct device *dev = hdmi->dev;
546
547 encoder->possible_crtcs =
548 drm_of_find_possible_crtcs(drm, dev->of_node);
549
550 /*
551 * If we failed to find the CRTC(s) which this encoder is
552 * supposed to be connected to, it's because the CRTC has
553 * not been registered yet. Defer probing, and hope that
554 * the required CRTC is added later.
555 */
556 if (encoder->possible_crtcs == 0)
557 return -EPROBE_DEFER;
558
559 drm_encoder_helper_add(encoder, &rk3066_hdmi_encoder_helper_funcs);
560 drm_encoder_init(drm, encoder, &rk3066_hdmi_encoder_funcs,
561 DRM_MODE_ENCODER_TMDS, NULL);
562
563 hdmi->connector.polled = DRM_CONNECTOR_POLL_HPD;
564
565 drm_connector_helper_add(&hdmi->connector,
566 &rk3066_hdmi_connector_helper_funcs);
567 drm_connector_init(drm, &hdmi->connector,
568 &rk3066_hdmi_connector_funcs,
569 DRM_MODE_CONNECTOR_HDMIA);
570
571 drm_connector_attach_encoder(&hdmi->connector, encoder);
572
573 return 0;
574}
575
576static irqreturn_t rk3066_hdmi_hardirq(int irq, void *dev_id)
577{
578 struct rk3066_hdmi *hdmi = dev_id;
579 irqreturn_t ret = IRQ_NONE;
580 u8 interrupt;
581
582 if (rk3066_hdmi_get_power_mode(hdmi) == HDMI_SYS_POWER_MODE_A)
583 hdmi_writeb(hdmi, HDMI_SYS_CTRL, HDMI_SYS_POWER_MODE_B);
584
585 interrupt = hdmi_readb(hdmi, HDMI_INTR_STATUS1);
586 if (interrupt)
587 hdmi_writeb(hdmi, HDMI_INTR_STATUS1, interrupt);
588
589 if (interrupt & HDMI_INTR_EDID_MASK) {
590 hdmi->i2c->stat = interrupt;
591 complete(&hdmi->i2c->cmpltn);
592 }
593
594 if (interrupt & (HDMI_INTR_HOTPLUG | HDMI_INTR_MSENS))
595 ret = IRQ_WAKE_THREAD;
596
597 return ret;
598}
599
600static irqreturn_t rk3066_hdmi_irq(int irq, void *dev_id)
601{
602 struct rk3066_hdmi *hdmi = dev_id;
603
604 drm_helper_hpd_irq_event(hdmi->connector.dev);
605
606 return IRQ_HANDLED;
607}
608
609static int rk3066_hdmi_i2c_read(struct rk3066_hdmi *hdmi, struct i2c_msg *msgs)
610{
611 int length = msgs->len;
612 u8 *buf = msgs->buf;
613 int ret;
614
615 ret = wait_for_completion_timeout(&hdmi->i2c->cmpltn, HZ / 10);
616 if (!ret || hdmi->i2c->stat & HDMI_INTR_EDID_ERR)
617 return -EAGAIN;
618
619 while (length--)
620 *buf++ = hdmi_readb(hdmi, HDMI_DDC_READ_FIFO_ADDR);
621
622 return 0;
623}
624
625static int rk3066_hdmi_i2c_write(struct rk3066_hdmi *hdmi, struct i2c_msg *msgs)
626{
627 /*
628 * The DDC module only supports read EDID message, so
629 * we assume that each word write to this i2c adapter
630 * should be the offset of the EDID word address.
631 */
632 if (msgs->len != 1 ||
633 (msgs->addr != DDC_ADDR && msgs->addr != DDC_SEGMENT_ADDR))
634 return -EINVAL;
635
636 reinit_completion(&hdmi->i2c->cmpltn);
637
638 if (msgs->addr == DDC_SEGMENT_ADDR)
639 hdmi->i2c->segment_addr = msgs->buf[0];
640 if (msgs->addr == DDC_ADDR)
641 hdmi->i2c->ddc_addr = msgs->buf[0];
642
643 /* Set edid word address 0x00/0x80. */
644 hdmi_writeb(hdmi, HDMI_EDID_WORD_ADDR, hdmi->i2c->ddc_addr);
645
646 /* Set edid segment pointer. */
647 hdmi_writeb(hdmi, HDMI_EDID_SEGMENT_POINTER, hdmi->i2c->segment_addr);
648
649 return 0;
650}
651
652static int rk3066_hdmi_i2c_xfer(struct i2c_adapter *adap,
653 struct i2c_msg *msgs, int num)
654{
655 struct rk3066_hdmi *hdmi = i2c_get_adapdata(adap);
656 struct rk3066_hdmi_i2c *i2c = hdmi->i2c;
657 int i, ret = 0;
658
659 mutex_lock(&i2c->i2c_lock);
660
661 rk3066_hdmi_i2c_init(hdmi);
662
663 /* Unmute HDMI EDID interrupt. */
664 hdmi_modb(hdmi, HDMI_INTR_MASK1,
665 HDMI_INTR_EDID_MASK, HDMI_INTR_EDID_MASK);
666 i2c->stat = 0;
667
668 for (i = 0; i < num; i++) {
669 DRM_DEV_DEBUG(hdmi->dev,
670 "xfer: num: %d/%d, len: %d, flags: %#x\n",
671 i + 1, num, msgs[i].len, msgs[i].flags);
672
673 if (msgs[i].flags & I2C_M_RD)
674 ret = rk3066_hdmi_i2c_read(hdmi, &msgs[i]);
675 else
676 ret = rk3066_hdmi_i2c_write(hdmi, &msgs[i]);
677
678 if (ret < 0)
679 break;
680 }
681
682 if (!ret)
683 ret = num;
684
685 /* Mute HDMI EDID interrupt. */
686 hdmi_modb(hdmi, HDMI_INTR_MASK1, HDMI_INTR_EDID_MASK, 0);
687
688 mutex_unlock(&i2c->i2c_lock);
689
690 return ret;
691}
692
693static u32 rk3066_hdmi_i2c_func(struct i2c_adapter *adapter)
694{
695 return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL;
696}
697
698static const struct i2c_algorithm rk3066_hdmi_algorithm = {
699 .master_xfer = rk3066_hdmi_i2c_xfer,
700 .functionality = rk3066_hdmi_i2c_func,
701};
702
703static struct i2c_adapter *rk3066_hdmi_i2c_adapter(struct rk3066_hdmi *hdmi)
704{
705 struct i2c_adapter *adap;
706 struct rk3066_hdmi_i2c *i2c;
707 int ret;
708
709 i2c = devm_kzalloc(hdmi->dev, sizeof(*i2c), GFP_KERNEL);
710 if (!i2c)
711 return ERR_PTR(-ENOMEM);
712
713 mutex_init(&i2c->i2c_lock);
714 init_completion(&i2c->cmpltn);
715
716 adap = &i2c->adap;
717 adap->class = I2C_CLASS_DDC;
718 adap->owner = THIS_MODULE;
719 adap->dev.parent = hdmi->dev;
720 adap->dev.of_node = hdmi->dev->of_node;
721 adap->algo = &rk3066_hdmi_algorithm;
722 strlcpy(adap->name, "RK3066 HDMI", sizeof(adap->name));
723 i2c_set_adapdata(adap, hdmi);
724
725 ret = i2c_add_adapter(adap);
726 if (ret) {
727 DRM_DEV_ERROR(hdmi->dev, "cannot add %s I2C adapter\n",
728 adap->name);
729 devm_kfree(hdmi->dev, i2c);
730 return ERR_PTR(ret);
731 }
732
733 hdmi->i2c = i2c;
734
735 DRM_DEV_DEBUG(hdmi->dev, "registered %s I2C bus driver\n", adap->name);
736
737 return adap;
738}
739
740static int rk3066_hdmi_bind(struct device *dev, struct device *master,
741 void *data)
742{
743 struct platform_device *pdev = to_platform_device(dev);
744 struct drm_device *drm = data;
745 struct rk3066_hdmi *hdmi;
746 struct resource *iores;
747 int irq;
748 int ret;
749
750 hdmi = devm_kzalloc(dev, sizeof(*hdmi), GFP_KERNEL);
751 if (!hdmi)
752 return -ENOMEM;
753
754 hdmi->dev = dev;
755 hdmi->drm_dev = drm;
756
757 iores = platform_get_resource(pdev, IORESOURCE_MEM, 0);
758 if (!iores)
759 return -ENXIO;
760
761 hdmi->regs = devm_ioremap_resource(dev, iores);
762 if (IS_ERR(hdmi->regs))
763 return PTR_ERR(hdmi->regs);
764
765 irq = platform_get_irq(pdev, 0);
766 if (irq < 0)
767 return irq;
768
769 hdmi->hclk = devm_clk_get(dev, "hclk");
770 if (IS_ERR(hdmi->hclk)) {
771 DRM_DEV_ERROR(dev, "unable to get HDMI hclk clock\n");
772 return PTR_ERR(hdmi->hclk);
773 }
774
775 ret = clk_prepare_enable(hdmi->hclk);
776 if (ret) {
777 DRM_DEV_ERROR(dev, "cannot enable HDMI hclk clock: %d\n", ret);
778 return ret;
779 }
780
781 hdmi->grf_regmap = syscon_regmap_lookup_by_phandle(dev->of_node,
782 "rockchip,grf");
783 if (IS_ERR(hdmi->grf_regmap)) {
784 DRM_DEV_ERROR(dev, "unable to get rockchip,grf\n");
785 ret = PTR_ERR(hdmi->grf_regmap);
786 goto err_disable_hclk;
787 }
788
789 /* internal hclk = hdmi_hclk / 25 */
790 hdmi_writeb(hdmi, HDMI_INTERNAL_CLK_DIVIDER, 25);
791
792 hdmi->ddc = rk3066_hdmi_i2c_adapter(hdmi);
793 if (IS_ERR(hdmi->ddc)) {
794 ret = PTR_ERR(hdmi->ddc);
795 hdmi->ddc = NULL;
796 goto err_disable_hclk;
797 }
798
799 rk3066_hdmi_set_power_mode(hdmi, HDMI_SYS_POWER_MODE_B);
800 usleep_range(999, 1000);
801 hdmi_writeb(hdmi, HDMI_INTR_MASK1, HDMI_INTR_HOTPLUG);
802 hdmi_writeb(hdmi, HDMI_INTR_MASK2, 0);
803 hdmi_writeb(hdmi, HDMI_INTR_MASK3, 0);
804 hdmi_writeb(hdmi, HDMI_INTR_MASK4, 0);
805 rk3066_hdmi_set_power_mode(hdmi, HDMI_SYS_POWER_MODE_A);
806
807 ret = rk3066_hdmi_register(drm, hdmi);
808 if (ret)
809 goto err_disable_i2c;
810
811 dev_set_drvdata(dev, hdmi);
812
813 ret = devm_request_threaded_irq(dev, irq, rk3066_hdmi_hardirq,
814 rk3066_hdmi_irq, IRQF_SHARED,
815 dev_name(dev), hdmi);
816 if (ret) {
817 DRM_DEV_ERROR(dev, "failed to request hdmi irq: %d\n", ret);
818 goto err_cleanup_hdmi;
819 }
820
821 return 0;
822
823err_cleanup_hdmi:
824 hdmi->connector.funcs->destroy(&hdmi->connector);
825 hdmi->encoder.funcs->destroy(&hdmi->encoder);
826err_disable_i2c:
827 i2c_put_adapter(hdmi->ddc);
828err_disable_hclk:
829 clk_disable_unprepare(hdmi->hclk);
830
831 return ret;
832}
833
834static void rk3066_hdmi_unbind(struct device *dev, struct device *master,
835 void *data)
836{
837 struct rk3066_hdmi *hdmi = dev_get_drvdata(dev);
838
839 hdmi->connector.funcs->destroy(&hdmi->connector);
840 hdmi->encoder.funcs->destroy(&hdmi->encoder);
841
842 i2c_put_adapter(hdmi->ddc);
843 clk_disable_unprepare(hdmi->hclk);
844}
845
846static const struct component_ops rk3066_hdmi_ops = {
847 .bind = rk3066_hdmi_bind,
848 .unbind = rk3066_hdmi_unbind,
849};
850
851static int rk3066_hdmi_probe(struct platform_device *pdev)
852{
853 return component_add(&pdev->dev, &rk3066_hdmi_ops);
854}
855
856static int rk3066_hdmi_remove(struct platform_device *pdev)
857{
858 component_del(&pdev->dev, &rk3066_hdmi_ops);
859
860 return 0;
861}
862
863static const struct of_device_id rk3066_hdmi_dt_ids[] = {
864 { .compatible = "rockchip,rk3066-hdmi" },
865 { /* sentinel */ },
866};
867MODULE_DEVICE_TABLE(of, rk3066_hdmi_dt_ids);
868
869struct platform_driver rk3066_hdmi_driver = {
870 .probe = rk3066_hdmi_probe,
871 .remove = rk3066_hdmi_remove,
872 .driver = {
873 .name = "rockchip-rk3066-hdmi",
874 .of_match_table = rk3066_hdmi_dt_ids,
875 },
876};
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Copyright (C) Fuzhou Rockchip Electronics Co.Ltd
4 * Zheng Yang <zhengyang@rock-chips.com>
5 */
6
7#include <drm/drm_atomic.h>
8#include <drm/drm_edid.h>
9#include <drm/drm_of.h>
10#include <drm/drm_probe_helper.h>
11#include <drm/drm_simple_kms_helper.h>
12
13#include <linux/clk.h>
14#include <linux/mfd/syscon.h>
15#include <linux/platform_device.h>
16#include <linux/regmap.h>
17
18#include "rk3066_hdmi.h"
19
20#include "rockchip_drm_drv.h"
21
22#define DEFAULT_PLLA_RATE 30000000
23
24struct hdmi_data_info {
25 int vic; /* The CEA Video ID (VIC) of the current drm display mode. */
26 unsigned int enc_out_format;
27 unsigned int colorimetry;
28};
29
30struct rk3066_hdmi_i2c {
31 struct i2c_adapter adap;
32
33 u8 ddc_addr;
34 u8 segment_addr;
35 u8 stat;
36
37 struct mutex i2c_lock; /* For i2c operation. */
38 struct completion cmpltn;
39};
40
41struct rk3066_hdmi {
42 struct device *dev;
43 struct drm_device *drm_dev;
44 struct regmap *grf_regmap;
45 int irq;
46 struct clk *hclk;
47 void __iomem *regs;
48
49 struct drm_connector connector;
50 struct rockchip_encoder encoder;
51
52 struct rk3066_hdmi_i2c *i2c;
53 struct i2c_adapter *ddc;
54
55 unsigned int tmdsclk;
56
57 struct hdmi_data_info hdmi_data;
58};
59
60static struct rk3066_hdmi *encoder_to_rk3066_hdmi(struct drm_encoder *encoder)
61{
62 struct rockchip_encoder *rkencoder = to_rockchip_encoder(encoder);
63
64 return container_of(rkencoder, struct rk3066_hdmi, encoder);
65}
66
67static struct rk3066_hdmi *connector_to_rk3066_hdmi(struct drm_connector *connector)
68{
69 return container_of(connector, struct rk3066_hdmi, connector);
70}
71
72static inline u8 hdmi_readb(struct rk3066_hdmi *hdmi, u16 offset)
73{
74 return readl_relaxed(hdmi->regs + offset);
75}
76
77static inline void hdmi_writeb(struct rk3066_hdmi *hdmi, u16 offset, u32 val)
78{
79 writel_relaxed(val, hdmi->regs + offset);
80}
81
82static inline void hdmi_modb(struct rk3066_hdmi *hdmi, u16 offset,
83 u32 msk, u32 val)
84{
85 u8 temp = hdmi_readb(hdmi, offset) & ~msk;
86
87 temp |= val & msk;
88 hdmi_writeb(hdmi, offset, temp);
89}
90
91static void rk3066_hdmi_i2c_init(struct rk3066_hdmi *hdmi)
92{
93 int ddc_bus_freq;
94
95 ddc_bus_freq = (hdmi->tmdsclk >> 2) / HDMI_SCL_RATE;
96
97 hdmi_writeb(hdmi, HDMI_DDC_BUS_FREQ_L, ddc_bus_freq & 0xFF);
98 hdmi_writeb(hdmi, HDMI_DDC_BUS_FREQ_H, (ddc_bus_freq >> 8) & 0xFF);
99
100 /* Clear the EDID interrupt flag and mute the interrupt. */
101 hdmi_modb(hdmi, HDMI_INTR_MASK1, HDMI_INTR_EDID_MASK, 0);
102 hdmi_writeb(hdmi, HDMI_INTR_STATUS1, HDMI_INTR_EDID_MASK);
103}
104
105static inline u8 rk3066_hdmi_get_power_mode(struct rk3066_hdmi *hdmi)
106{
107 return hdmi_readb(hdmi, HDMI_SYS_CTRL) & HDMI_SYS_POWER_MODE_MASK;
108}
109
110static void rk3066_hdmi_set_power_mode(struct rk3066_hdmi *hdmi, int mode)
111{
112 u8 current_mode, next_mode;
113 u8 i = 0;
114
115 current_mode = rk3066_hdmi_get_power_mode(hdmi);
116
117 DRM_DEV_DEBUG(hdmi->dev, "mode :%d\n", mode);
118 DRM_DEV_DEBUG(hdmi->dev, "current_mode :%d\n", current_mode);
119
120 if (current_mode == mode)
121 return;
122
123 do {
124 if (current_mode > mode) {
125 next_mode = current_mode / 2;
126 } else {
127 if (current_mode < HDMI_SYS_POWER_MODE_A)
128 next_mode = HDMI_SYS_POWER_MODE_A;
129 else
130 next_mode = current_mode * 2;
131 }
132
133 DRM_DEV_DEBUG(hdmi->dev, "%d: next_mode :%d\n", i, next_mode);
134
135 if (next_mode != HDMI_SYS_POWER_MODE_D) {
136 hdmi_modb(hdmi, HDMI_SYS_CTRL,
137 HDMI_SYS_POWER_MODE_MASK, next_mode);
138 } else {
139 hdmi_writeb(hdmi, HDMI_SYS_CTRL,
140 HDMI_SYS_POWER_MODE_D |
141 HDMI_SYS_PLL_RESET_MASK);
142 usleep_range(90, 100);
143 hdmi_writeb(hdmi, HDMI_SYS_CTRL,
144 HDMI_SYS_POWER_MODE_D |
145 HDMI_SYS_PLLB_RESET);
146 usleep_range(90, 100);
147 hdmi_writeb(hdmi, HDMI_SYS_CTRL,
148 HDMI_SYS_POWER_MODE_D);
149 }
150 current_mode = next_mode;
151 i = i + 1;
152 } while ((next_mode != mode) && (i < 5));
153
154 /*
155 * When the IP controller isn't configured with accurate video timing,
156 * DDC_CLK should be equal to the PLLA frequency, which is 30MHz,
157 * so we need to init the TMDS rate to the PCLK rate and reconfigure
158 * the DDC clock.
159 */
160 if (mode < HDMI_SYS_POWER_MODE_D)
161 hdmi->tmdsclk = DEFAULT_PLLA_RATE;
162}
163
164static int
165rk3066_hdmi_upload_frame(struct rk3066_hdmi *hdmi, int setup_rc,
166 union hdmi_infoframe *frame, u32 frame_index,
167 u32 mask, u32 disable, u32 enable)
168{
169 if (mask)
170 hdmi_modb(hdmi, HDMI_CP_AUTO_SEND_CTRL, mask, disable);
171
172 hdmi_writeb(hdmi, HDMI_CP_BUF_INDEX, frame_index);
173
174 if (setup_rc >= 0) {
175 u8 packed_frame[HDMI_MAXIMUM_INFO_FRAME_SIZE];
176 ssize_t rc, i;
177
178 rc = hdmi_infoframe_pack(frame, packed_frame,
179 sizeof(packed_frame));
180 if (rc < 0)
181 return rc;
182
183 for (i = 0; i < rc; i++)
184 hdmi_writeb(hdmi, HDMI_CP_BUF_ACC_HB0 + i * 4,
185 packed_frame[i]);
186
187 if (mask)
188 hdmi_modb(hdmi, HDMI_CP_AUTO_SEND_CTRL, mask, enable);
189 }
190
191 return setup_rc;
192}
193
194static int rk3066_hdmi_config_avi(struct rk3066_hdmi *hdmi,
195 struct drm_display_mode *mode)
196{
197 union hdmi_infoframe frame;
198 int rc;
199
200 rc = drm_hdmi_avi_infoframe_from_display_mode(&frame.avi,
201 &hdmi->connector, mode);
202
203 if (hdmi->hdmi_data.enc_out_format == HDMI_COLORSPACE_YUV444)
204 frame.avi.colorspace = HDMI_COLORSPACE_YUV444;
205 else if (hdmi->hdmi_data.enc_out_format == HDMI_COLORSPACE_YUV422)
206 frame.avi.colorspace = HDMI_COLORSPACE_YUV422;
207 else
208 frame.avi.colorspace = HDMI_COLORSPACE_RGB;
209
210 frame.avi.colorimetry = hdmi->hdmi_data.colorimetry;
211 frame.avi.scan_mode = HDMI_SCAN_MODE_NONE;
212
213 return rk3066_hdmi_upload_frame(hdmi, rc, &frame,
214 HDMI_INFOFRAME_AVI, 0, 0, 0);
215}
216
217static int rk3066_hdmi_config_video_timing(struct rk3066_hdmi *hdmi,
218 struct drm_display_mode *mode)
219{
220 int value, vsync_offset;
221
222 /* Set the details for the external polarity and interlace mode. */
223 value = HDMI_EXT_VIDEO_SET_EN;
224 value |= mode->flags & DRM_MODE_FLAG_PHSYNC ?
225 HDMI_VIDEO_HSYNC_ACTIVE_HIGH : HDMI_VIDEO_HSYNC_ACTIVE_LOW;
226 value |= mode->flags & DRM_MODE_FLAG_PVSYNC ?
227 HDMI_VIDEO_VSYNC_ACTIVE_HIGH : HDMI_VIDEO_VSYNC_ACTIVE_LOW;
228 value |= mode->flags & DRM_MODE_FLAG_INTERLACE ?
229 HDMI_VIDEO_MODE_INTERLACE : HDMI_VIDEO_MODE_PROGRESSIVE;
230
231 if (hdmi->hdmi_data.vic == 2 || hdmi->hdmi_data.vic == 3)
232 vsync_offset = 6;
233 else
234 vsync_offset = 0;
235
236 value |= vsync_offset << HDMI_VIDEO_VSYNC_OFFSET_SHIFT;
237 hdmi_writeb(hdmi, HDMI_EXT_VIDEO_PARA, value);
238
239 /* Set the details for the external video timing. */
240 value = mode->htotal;
241 hdmi_writeb(hdmi, HDMI_EXT_HTOTAL_L, value & 0xFF);
242 hdmi_writeb(hdmi, HDMI_EXT_HTOTAL_H, (value >> 8) & 0xFF);
243
244 value = mode->htotal - mode->hdisplay;
245 hdmi_writeb(hdmi, HDMI_EXT_HBLANK_L, value & 0xFF);
246 hdmi_writeb(hdmi, HDMI_EXT_HBLANK_H, (value >> 8) & 0xFF);
247
248 value = mode->htotal - mode->hsync_start;
249 hdmi_writeb(hdmi, HDMI_EXT_HDELAY_L, value & 0xFF);
250 hdmi_writeb(hdmi, HDMI_EXT_HDELAY_H, (value >> 8) & 0xFF);
251
252 value = mode->hsync_end - mode->hsync_start;
253 hdmi_writeb(hdmi, HDMI_EXT_HDURATION_L, value & 0xFF);
254 hdmi_writeb(hdmi, HDMI_EXT_HDURATION_H, (value >> 8) & 0xFF);
255
256 value = mode->vtotal;
257 hdmi_writeb(hdmi, HDMI_EXT_VTOTAL_L, value & 0xFF);
258 hdmi_writeb(hdmi, HDMI_EXT_VTOTAL_H, (value >> 8) & 0xFF);
259
260 value = mode->vtotal - mode->vdisplay;
261 hdmi_writeb(hdmi, HDMI_EXT_VBLANK_L, value & 0xFF);
262
263 value = mode->vtotal - mode->vsync_start + vsync_offset;
264 hdmi_writeb(hdmi, HDMI_EXT_VDELAY, value & 0xFF);
265
266 value = mode->vsync_end - mode->vsync_start;
267 hdmi_writeb(hdmi, HDMI_EXT_VDURATION, value & 0xFF);
268
269 return 0;
270}
271
272static void
273rk3066_hdmi_phy_write(struct rk3066_hdmi *hdmi, u16 offset, u8 value)
274{
275 hdmi_writeb(hdmi, offset, value);
276 hdmi_modb(hdmi, HDMI_SYS_CTRL,
277 HDMI_SYS_PLL_RESET_MASK, HDMI_SYS_PLL_RESET);
278 usleep_range(90, 100);
279 hdmi_modb(hdmi, HDMI_SYS_CTRL, HDMI_SYS_PLL_RESET_MASK, 0);
280 usleep_range(900, 1000);
281}
282
283static void rk3066_hdmi_config_phy(struct rk3066_hdmi *hdmi)
284{
285 /* TMDS uses the same frequency as dclk. */
286 hdmi_writeb(hdmi, HDMI_DEEP_COLOR_MODE, 0x22);
287
288 /*
289 * The semi-public documentation does not describe the hdmi registers
290 * used by the function rk3066_hdmi_phy_write(), so we keep using
291 * these magic values for now.
292 */
293 if (hdmi->tmdsclk > 100000000) {
294 rk3066_hdmi_phy_write(hdmi, 0x158, 0x0E);
295 rk3066_hdmi_phy_write(hdmi, 0x15c, 0x00);
296 rk3066_hdmi_phy_write(hdmi, 0x160, 0x60);
297 rk3066_hdmi_phy_write(hdmi, 0x164, 0x00);
298 rk3066_hdmi_phy_write(hdmi, 0x168, 0xDA);
299 rk3066_hdmi_phy_write(hdmi, 0x16c, 0xA1);
300 rk3066_hdmi_phy_write(hdmi, 0x170, 0x0e);
301 rk3066_hdmi_phy_write(hdmi, 0x174, 0x22);
302 rk3066_hdmi_phy_write(hdmi, 0x178, 0x00);
303 } else if (hdmi->tmdsclk > 50000000) {
304 rk3066_hdmi_phy_write(hdmi, 0x158, 0x06);
305 rk3066_hdmi_phy_write(hdmi, 0x15c, 0x00);
306 rk3066_hdmi_phy_write(hdmi, 0x160, 0x60);
307 rk3066_hdmi_phy_write(hdmi, 0x164, 0x00);
308 rk3066_hdmi_phy_write(hdmi, 0x168, 0xCA);
309 rk3066_hdmi_phy_write(hdmi, 0x16c, 0xA3);
310 rk3066_hdmi_phy_write(hdmi, 0x170, 0x0e);
311 rk3066_hdmi_phy_write(hdmi, 0x174, 0x20);
312 rk3066_hdmi_phy_write(hdmi, 0x178, 0x00);
313 } else {
314 rk3066_hdmi_phy_write(hdmi, 0x158, 0x02);
315 rk3066_hdmi_phy_write(hdmi, 0x15c, 0x00);
316 rk3066_hdmi_phy_write(hdmi, 0x160, 0x60);
317 rk3066_hdmi_phy_write(hdmi, 0x164, 0x00);
318 rk3066_hdmi_phy_write(hdmi, 0x168, 0xC2);
319 rk3066_hdmi_phy_write(hdmi, 0x16c, 0xA2);
320 rk3066_hdmi_phy_write(hdmi, 0x170, 0x0e);
321 rk3066_hdmi_phy_write(hdmi, 0x174, 0x20);
322 rk3066_hdmi_phy_write(hdmi, 0x178, 0x00);
323 }
324}
325
326static int rk3066_hdmi_setup(struct rk3066_hdmi *hdmi,
327 struct drm_display_mode *mode)
328{
329 struct drm_display_info *display = &hdmi->connector.display_info;
330
331 hdmi->hdmi_data.vic = drm_match_cea_mode(mode);
332 hdmi->hdmi_data.enc_out_format = HDMI_COLORSPACE_RGB;
333
334 if (hdmi->hdmi_data.vic == 6 || hdmi->hdmi_data.vic == 7 ||
335 hdmi->hdmi_data.vic == 21 || hdmi->hdmi_data.vic == 22 ||
336 hdmi->hdmi_data.vic == 2 || hdmi->hdmi_data.vic == 3 ||
337 hdmi->hdmi_data.vic == 17 || hdmi->hdmi_data.vic == 18)
338 hdmi->hdmi_data.colorimetry = HDMI_COLORIMETRY_ITU_601;
339 else
340 hdmi->hdmi_data.colorimetry = HDMI_COLORIMETRY_ITU_709;
341
342 hdmi->tmdsclk = mode->clock * 1000;
343
344 /* Mute video and audio output. */
345 hdmi_modb(hdmi, HDMI_VIDEO_CTRL2, HDMI_VIDEO_AUDIO_DISABLE_MASK,
346 HDMI_AUDIO_DISABLE | HDMI_VIDEO_DISABLE);
347
348 /* Set power state to mode B. */
349 if (rk3066_hdmi_get_power_mode(hdmi) != HDMI_SYS_POWER_MODE_B)
350 rk3066_hdmi_set_power_mode(hdmi, HDMI_SYS_POWER_MODE_B);
351
352 /* Input video mode is RGB 24 bit. Use external data enable signal. */
353 hdmi_modb(hdmi, HDMI_AV_CTRL1,
354 HDMI_VIDEO_DE_MASK, HDMI_VIDEO_EXTERNAL_DE);
355 hdmi_writeb(hdmi, HDMI_VIDEO_CTRL1,
356 HDMI_VIDEO_OUTPUT_RGB444 |
357 HDMI_VIDEO_INPUT_DATA_DEPTH_8BIT |
358 HDMI_VIDEO_INPUT_COLOR_RGB);
359 hdmi_writeb(hdmi, HDMI_DEEP_COLOR_MODE, 0x20);
360
361 rk3066_hdmi_config_video_timing(hdmi, mode);
362
363 if (display->is_hdmi) {
364 hdmi_modb(hdmi, HDMI_HDCP_CTRL, HDMI_VIDEO_MODE_MASK,
365 HDMI_VIDEO_MODE_HDMI);
366 rk3066_hdmi_config_avi(hdmi, mode);
367 } else {
368 hdmi_modb(hdmi, HDMI_HDCP_CTRL, HDMI_VIDEO_MODE_MASK, 0);
369 }
370
371 rk3066_hdmi_config_phy(hdmi);
372
373 rk3066_hdmi_set_power_mode(hdmi, HDMI_SYS_POWER_MODE_E);
374
375 /*
376 * When the IP controller is configured with accurate video
377 * timing, the TMDS clock source should be switched to
378 * DCLK_LCDC, so we need to init the TMDS rate to the pixel mode
379 * clock rate and reconfigure the DDC clock.
380 */
381 rk3066_hdmi_i2c_init(hdmi);
382
383 /* Unmute video output. */
384 hdmi_modb(hdmi, HDMI_VIDEO_CTRL2,
385 HDMI_VIDEO_AUDIO_DISABLE_MASK, HDMI_AUDIO_DISABLE);
386 return 0;
387}
388
389static void rk3066_hdmi_encoder_enable(struct drm_encoder *encoder,
390 struct drm_atomic_state *state)
391{
392 struct rk3066_hdmi *hdmi = encoder_to_rk3066_hdmi(encoder);
393 struct drm_connector_state *conn_state;
394 struct drm_crtc_state *crtc_state;
395 int mux, val;
396
397 conn_state = drm_atomic_get_new_connector_state(state, &hdmi->connector);
398 if (WARN_ON(!conn_state))
399 return;
400
401 crtc_state = drm_atomic_get_new_crtc_state(state, conn_state->crtc);
402 if (WARN_ON(!crtc_state))
403 return;
404
405 mux = drm_of_encoder_active_endpoint_id(hdmi->dev->of_node, encoder);
406 if (mux)
407 val = (HDMI_VIDEO_SEL << 16) | HDMI_VIDEO_SEL;
408 else
409 val = HDMI_VIDEO_SEL << 16;
410
411 regmap_write(hdmi->grf_regmap, GRF_SOC_CON0, val);
412
413 DRM_DEV_DEBUG(hdmi->dev, "hdmi encoder enable select: vop%s\n",
414 (mux) ? "1" : "0");
415
416 rk3066_hdmi_setup(hdmi, &crtc_state->adjusted_mode);
417}
418
419static void rk3066_hdmi_encoder_disable(struct drm_encoder *encoder,
420 struct drm_atomic_state *state)
421{
422 struct rk3066_hdmi *hdmi = encoder_to_rk3066_hdmi(encoder);
423
424 DRM_DEV_DEBUG(hdmi->dev, "hdmi encoder disable\n");
425
426 if (rk3066_hdmi_get_power_mode(hdmi) == HDMI_SYS_POWER_MODE_E) {
427 hdmi_writeb(hdmi, HDMI_VIDEO_CTRL2,
428 HDMI_VIDEO_AUDIO_DISABLE_MASK);
429 hdmi_modb(hdmi, HDMI_VIDEO_CTRL2,
430 HDMI_AUDIO_CP_LOGIC_RESET_MASK,
431 HDMI_AUDIO_CP_LOGIC_RESET);
432 usleep_range(500, 510);
433 }
434 rk3066_hdmi_set_power_mode(hdmi, HDMI_SYS_POWER_MODE_A);
435}
436
437static int
438rk3066_hdmi_encoder_atomic_check(struct drm_encoder *encoder,
439 struct drm_crtc_state *crtc_state,
440 struct drm_connector_state *conn_state)
441{
442 struct rockchip_crtc_state *s = to_rockchip_crtc_state(crtc_state);
443
444 s->output_mode = ROCKCHIP_OUT_MODE_P888;
445 s->output_type = DRM_MODE_CONNECTOR_HDMIA;
446
447 return 0;
448}
449
450static const
451struct drm_encoder_helper_funcs rk3066_hdmi_encoder_helper_funcs = {
452 .atomic_check = rk3066_hdmi_encoder_atomic_check,
453 .atomic_enable = rk3066_hdmi_encoder_enable,
454 .atomic_disable = rk3066_hdmi_encoder_disable,
455};
456
457static enum drm_connector_status
458rk3066_hdmi_connector_detect(struct drm_connector *connector, bool force)
459{
460 struct rk3066_hdmi *hdmi = connector_to_rk3066_hdmi(connector);
461
462 return (hdmi_readb(hdmi, HDMI_HPG_MENS_STA) & HDMI_HPG_IN_STATUS_HIGH) ?
463 connector_status_connected : connector_status_disconnected;
464}
465
466static int rk3066_hdmi_connector_get_modes(struct drm_connector *connector)
467{
468 struct rk3066_hdmi *hdmi = connector_to_rk3066_hdmi(connector);
469 struct edid *edid;
470 int ret = 0;
471
472 if (!hdmi->ddc)
473 return 0;
474
475 edid = drm_get_edid(connector, hdmi->ddc);
476 if (edid) {
477 drm_connector_update_edid_property(connector, edid);
478 ret = drm_add_edid_modes(connector, edid);
479 kfree(edid);
480 }
481
482 return ret;
483}
484
485static enum drm_mode_status
486rk3066_hdmi_connector_mode_valid(struct drm_connector *connector,
487 struct drm_display_mode *mode)
488{
489 u32 vic = drm_match_cea_mode(mode);
490
491 if (vic > 1)
492 return MODE_OK;
493 else
494 return MODE_BAD;
495}
496
497static struct drm_encoder *
498rk3066_hdmi_connector_best_encoder(struct drm_connector *connector)
499{
500 struct rk3066_hdmi *hdmi = connector_to_rk3066_hdmi(connector);
501
502 return &hdmi->encoder.encoder;
503}
504
505static int
506rk3066_hdmi_probe_single_connector_modes(struct drm_connector *connector,
507 uint32_t maxX, uint32_t maxY)
508{
509 if (maxX > 1920)
510 maxX = 1920;
511 if (maxY > 1080)
512 maxY = 1080;
513
514 return drm_helper_probe_single_connector_modes(connector, maxX, maxY);
515}
516
517static void rk3066_hdmi_connector_destroy(struct drm_connector *connector)
518{
519 drm_connector_unregister(connector);
520 drm_connector_cleanup(connector);
521}
522
523static const struct drm_connector_funcs rk3066_hdmi_connector_funcs = {
524 .fill_modes = rk3066_hdmi_probe_single_connector_modes,
525 .detect = rk3066_hdmi_connector_detect,
526 .destroy = rk3066_hdmi_connector_destroy,
527 .reset = drm_atomic_helper_connector_reset,
528 .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
529 .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
530};
531
532static const
533struct drm_connector_helper_funcs rk3066_hdmi_connector_helper_funcs = {
534 .get_modes = rk3066_hdmi_connector_get_modes,
535 .mode_valid = rk3066_hdmi_connector_mode_valid,
536 .best_encoder = rk3066_hdmi_connector_best_encoder,
537};
538
539static int
540rk3066_hdmi_register(struct drm_device *drm, struct rk3066_hdmi *hdmi)
541{
542 struct drm_encoder *encoder = &hdmi->encoder.encoder;
543 struct device *dev = hdmi->dev;
544
545 encoder->possible_crtcs =
546 drm_of_find_possible_crtcs(drm, dev->of_node);
547
548 /*
549 * If we failed to find the CRTC(s) which this encoder is
550 * supposed to be connected to, it's because the CRTC has
551 * not been registered yet. Defer probing, and hope that
552 * the required CRTC is added later.
553 */
554 if (encoder->possible_crtcs == 0)
555 return -EPROBE_DEFER;
556
557 drm_encoder_helper_add(encoder, &rk3066_hdmi_encoder_helper_funcs);
558 drm_simple_encoder_init(drm, encoder, DRM_MODE_ENCODER_TMDS);
559
560 hdmi->connector.polled = DRM_CONNECTOR_POLL_HPD;
561
562 drm_connector_helper_add(&hdmi->connector,
563 &rk3066_hdmi_connector_helper_funcs);
564 drm_connector_init_with_ddc(drm, &hdmi->connector,
565 &rk3066_hdmi_connector_funcs,
566 DRM_MODE_CONNECTOR_HDMIA,
567 hdmi->ddc);
568
569 drm_connector_attach_encoder(&hdmi->connector, encoder);
570
571 return 0;
572}
573
574static irqreturn_t rk3066_hdmi_hardirq(int irq, void *dev_id)
575{
576 struct rk3066_hdmi *hdmi = dev_id;
577 irqreturn_t ret = IRQ_NONE;
578 u8 interrupt;
579
580 if (rk3066_hdmi_get_power_mode(hdmi) == HDMI_SYS_POWER_MODE_A)
581 hdmi_writeb(hdmi, HDMI_SYS_CTRL, HDMI_SYS_POWER_MODE_B);
582
583 interrupt = hdmi_readb(hdmi, HDMI_INTR_STATUS1);
584 if (interrupt)
585 hdmi_writeb(hdmi, HDMI_INTR_STATUS1, interrupt);
586
587 if (interrupt & HDMI_INTR_EDID_MASK) {
588 hdmi->i2c->stat = interrupt;
589 complete(&hdmi->i2c->cmpltn);
590 }
591
592 if (interrupt & (HDMI_INTR_HOTPLUG | HDMI_INTR_MSENS))
593 ret = IRQ_WAKE_THREAD;
594
595 return ret;
596}
597
598static irqreturn_t rk3066_hdmi_irq(int irq, void *dev_id)
599{
600 struct rk3066_hdmi *hdmi = dev_id;
601
602 drm_helper_hpd_irq_event(hdmi->connector.dev);
603
604 return IRQ_HANDLED;
605}
606
607static int rk3066_hdmi_i2c_read(struct rk3066_hdmi *hdmi, struct i2c_msg *msgs)
608{
609 int length = msgs->len;
610 u8 *buf = msgs->buf;
611 int ret;
612
613 ret = wait_for_completion_timeout(&hdmi->i2c->cmpltn, HZ / 10);
614 if (!ret || hdmi->i2c->stat & HDMI_INTR_EDID_ERR)
615 return -EAGAIN;
616
617 while (length--)
618 *buf++ = hdmi_readb(hdmi, HDMI_DDC_READ_FIFO_ADDR);
619
620 return 0;
621}
622
623static int rk3066_hdmi_i2c_write(struct rk3066_hdmi *hdmi, struct i2c_msg *msgs)
624{
625 /*
626 * The DDC module only supports read EDID message, so
627 * we assume that each word write to this i2c adapter
628 * should be the offset of the EDID word address.
629 */
630 if (msgs->len != 1 ||
631 (msgs->addr != DDC_ADDR && msgs->addr != DDC_SEGMENT_ADDR))
632 return -EINVAL;
633
634 reinit_completion(&hdmi->i2c->cmpltn);
635
636 if (msgs->addr == DDC_SEGMENT_ADDR)
637 hdmi->i2c->segment_addr = msgs->buf[0];
638 if (msgs->addr == DDC_ADDR)
639 hdmi->i2c->ddc_addr = msgs->buf[0];
640
641 /* Set edid fifo first address. */
642 hdmi_writeb(hdmi, HDMI_EDID_FIFO_ADDR, 0x00);
643
644 /* Set edid word address 0x00/0x80. */
645 hdmi_writeb(hdmi, HDMI_EDID_WORD_ADDR, hdmi->i2c->ddc_addr);
646
647 /* Set edid segment pointer. */
648 hdmi_writeb(hdmi, HDMI_EDID_SEGMENT_POINTER, hdmi->i2c->segment_addr);
649
650 return 0;
651}
652
653static int rk3066_hdmi_i2c_xfer(struct i2c_adapter *adap,
654 struct i2c_msg *msgs, int num)
655{
656 struct rk3066_hdmi *hdmi = i2c_get_adapdata(adap);
657 struct rk3066_hdmi_i2c *i2c = hdmi->i2c;
658 int i, ret = 0;
659
660 mutex_lock(&i2c->i2c_lock);
661
662 rk3066_hdmi_i2c_init(hdmi);
663
664 /* Unmute HDMI EDID interrupt. */
665 hdmi_modb(hdmi, HDMI_INTR_MASK1,
666 HDMI_INTR_EDID_MASK, HDMI_INTR_EDID_MASK);
667 i2c->stat = 0;
668
669 for (i = 0; i < num; i++) {
670 DRM_DEV_DEBUG(hdmi->dev,
671 "xfer: num: %d/%d, len: %d, flags: %#x\n",
672 i + 1, num, msgs[i].len, msgs[i].flags);
673
674 if (msgs[i].flags & I2C_M_RD)
675 ret = rk3066_hdmi_i2c_read(hdmi, &msgs[i]);
676 else
677 ret = rk3066_hdmi_i2c_write(hdmi, &msgs[i]);
678
679 if (ret < 0)
680 break;
681 }
682
683 if (!ret)
684 ret = num;
685
686 /* Mute HDMI EDID interrupt. */
687 hdmi_modb(hdmi, HDMI_INTR_MASK1, HDMI_INTR_EDID_MASK, 0);
688
689 mutex_unlock(&i2c->i2c_lock);
690
691 return ret;
692}
693
694static u32 rk3066_hdmi_i2c_func(struct i2c_adapter *adapter)
695{
696 return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL;
697}
698
699static const struct i2c_algorithm rk3066_hdmi_algorithm = {
700 .master_xfer = rk3066_hdmi_i2c_xfer,
701 .functionality = rk3066_hdmi_i2c_func,
702};
703
704static struct i2c_adapter *rk3066_hdmi_i2c_adapter(struct rk3066_hdmi *hdmi)
705{
706 struct i2c_adapter *adap;
707 struct rk3066_hdmi_i2c *i2c;
708 int ret;
709
710 i2c = devm_kzalloc(hdmi->dev, sizeof(*i2c), GFP_KERNEL);
711 if (!i2c)
712 return ERR_PTR(-ENOMEM);
713
714 mutex_init(&i2c->i2c_lock);
715 init_completion(&i2c->cmpltn);
716
717 adap = &i2c->adap;
718 adap->owner = THIS_MODULE;
719 adap->dev.parent = hdmi->dev;
720 adap->dev.of_node = hdmi->dev->of_node;
721 adap->algo = &rk3066_hdmi_algorithm;
722 strscpy(adap->name, "RK3066 HDMI", sizeof(adap->name));
723 i2c_set_adapdata(adap, hdmi);
724
725 ret = i2c_add_adapter(adap);
726 if (ret) {
727 DRM_DEV_ERROR(hdmi->dev, "cannot add %s I2C adapter\n",
728 adap->name);
729 devm_kfree(hdmi->dev, i2c);
730 return ERR_PTR(ret);
731 }
732
733 hdmi->i2c = i2c;
734
735 DRM_DEV_DEBUG(hdmi->dev, "registered %s I2C bus driver\n", adap->name);
736
737 return adap;
738}
739
740static int rk3066_hdmi_bind(struct device *dev, struct device *master,
741 void *data)
742{
743 struct platform_device *pdev = to_platform_device(dev);
744 struct drm_device *drm = data;
745 struct rk3066_hdmi *hdmi;
746 int irq;
747 int ret;
748
749 hdmi = devm_kzalloc(dev, sizeof(*hdmi), GFP_KERNEL);
750 if (!hdmi)
751 return -ENOMEM;
752
753 hdmi->dev = dev;
754 hdmi->drm_dev = drm;
755 hdmi->regs = devm_platform_ioremap_resource(pdev, 0);
756 if (IS_ERR(hdmi->regs))
757 return PTR_ERR(hdmi->regs);
758
759 irq = platform_get_irq(pdev, 0);
760 if (irq < 0)
761 return irq;
762
763 hdmi->hclk = devm_clk_get(dev, "hclk");
764 if (IS_ERR(hdmi->hclk)) {
765 DRM_DEV_ERROR(dev, "unable to get HDMI hclk clock\n");
766 return PTR_ERR(hdmi->hclk);
767 }
768
769 ret = clk_prepare_enable(hdmi->hclk);
770 if (ret) {
771 DRM_DEV_ERROR(dev, "cannot enable HDMI hclk clock: %d\n", ret);
772 return ret;
773 }
774
775 hdmi->grf_regmap = syscon_regmap_lookup_by_phandle(dev->of_node,
776 "rockchip,grf");
777 if (IS_ERR(hdmi->grf_regmap)) {
778 DRM_DEV_ERROR(dev, "unable to get rockchip,grf\n");
779 ret = PTR_ERR(hdmi->grf_regmap);
780 goto err_disable_hclk;
781 }
782
783 /* internal hclk = hdmi_hclk / 25 */
784 hdmi_writeb(hdmi, HDMI_INTERNAL_CLK_DIVIDER, 25);
785
786 hdmi->ddc = rk3066_hdmi_i2c_adapter(hdmi);
787 if (IS_ERR(hdmi->ddc)) {
788 ret = PTR_ERR(hdmi->ddc);
789 hdmi->ddc = NULL;
790 goto err_disable_hclk;
791 }
792
793 rk3066_hdmi_set_power_mode(hdmi, HDMI_SYS_POWER_MODE_B);
794 usleep_range(999, 1000);
795 hdmi_writeb(hdmi, HDMI_INTR_MASK1, HDMI_INTR_HOTPLUG);
796 hdmi_writeb(hdmi, HDMI_INTR_MASK2, 0);
797 hdmi_writeb(hdmi, HDMI_INTR_MASK3, 0);
798 hdmi_writeb(hdmi, HDMI_INTR_MASK4, 0);
799 rk3066_hdmi_set_power_mode(hdmi, HDMI_SYS_POWER_MODE_A);
800
801 ret = rk3066_hdmi_register(drm, hdmi);
802 if (ret)
803 goto err_disable_i2c;
804
805 dev_set_drvdata(dev, hdmi);
806
807 ret = devm_request_threaded_irq(dev, irq, rk3066_hdmi_hardirq,
808 rk3066_hdmi_irq, IRQF_SHARED,
809 dev_name(dev), hdmi);
810 if (ret) {
811 DRM_DEV_ERROR(dev, "failed to request hdmi irq: %d\n", ret);
812 goto err_cleanup_hdmi;
813 }
814
815 return 0;
816
817err_cleanup_hdmi:
818 hdmi->connector.funcs->destroy(&hdmi->connector);
819 hdmi->encoder.encoder.funcs->destroy(&hdmi->encoder.encoder);
820err_disable_i2c:
821 i2c_put_adapter(hdmi->ddc);
822err_disable_hclk:
823 clk_disable_unprepare(hdmi->hclk);
824
825 return ret;
826}
827
828static void rk3066_hdmi_unbind(struct device *dev, struct device *master,
829 void *data)
830{
831 struct rk3066_hdmi *hdmi = dev_get_drvdata(dev);
832
833 hdmi->connector.funcs->destroy(&hdmi->connector);
834 hdmi->encoder.encoder.funcs->destroy(&hdmi->encoder.encoder);
835
836 i2c_put_adapter(hdmi->ddc);
837 clk_disable_unprepare(hdmi->hclk);
838}
839
840static const struct component_ops rk3066_hdmi_ops = {
841 .bind = rk3066_hdmi_bind,
842 .unbind = rk3066_hdmi_unbind,
843};
844
845static int rk3066_hdmi_probe(struct platform_device *pdev)
846{
847 return component_add(&pdev->dev, &rk3066_hdmi_ops);
848}
849
850static void rk3066_hdmi_remove(struct platform_device *pdev)
851{
852 component_del(&pdev->dev, &rk3066_hdmi_ops);
853}
854
855static const struct of_device_id rk3066_hdmi_dt_ids[] = {
856 { .compatible = "rockchip,rk3066-hdmi" },
857 { /* sentinel */ },
858};
859MODULE_DEVICE_TABLE(of, rk3066_hdmi_dt_ids);
860
861struct platform_driver rk3066_hdmi_driver = {
862 .probe = rk3066_hdmi_probe,
863 .remove_new = rk3066_hdmi_remove,
864 .driver = {
865 .name = "rockchip-rk3066-hdmi",
866 .of_match_table = rk3066_hdmi_dt_ids,
867 },
868};