Loading...
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * Copyright (C) 2012 Regents of the University of California
4 * Copyright (C) 2017 SiFive
5 */
6
7#include <linux/init.h>
8#include <linux/linkage.h>
9
10#include <asm/asm.h>
11#include <asm/csr.h>
12#include <asm/unistd.h>
13#include <asm/thread_info.h>
14#include <asm/asm-offsets.h>
15
16 .text
17 .altmacro
18
19/*
20 * Prepares to enter a system call or exception by saving all registers to the
21 * stack.
22 */
23 .macro SAVE_ALL
24 LOCAL _restore_kernel_tpsp
25 LOCAL _save_context
26
27 /*
28 * If coming from userspace, preserve the user thread pointer and load
29 * the kernel thread pointer. If we came from the kernel, sscratch
30 * will contain 0, and we should continue on the current TP.
31 */
32 csrrw tp, CSR_SSCRATCH, tp
33 bnez tp, _save_context
34
35_restore_kernel_tpsp:
36 csrr tp, CSR_SSCRATCH
37 REG_S sp, TASK_TI_KERNEL_SP(tp)
38_save_context:
39 REG_S sp, TASK_TI_USER_SP(tp)
40 REG_L sp, TASK_TI_KERNEL_SP(tp)
41 addi sp, sp, -(PT_SIZE_ON_STACK)
42 REG_S x1, PT_RA(sp)
43 REG_S x3, PT_GP(sp)
44 REG_S x5, PT_T0(sp)
45 REG_S x6, PT_T1(sp)
46 REG_S x7, PT_T2(sp)
47 REG_S x8, PT_S0(sp)
48 REG_S x9, PT_S1(sp)
49 REG_S x10, PT_A0(sp)
50 REG_S x11, PT_A1(sp)
51 REG_S x12, PT_A2(sp)
52 REG_S x13, PT_A3(sp)
53 REG_S x14, PT_A4(sp)
54 REG_S x15, PT_A5(sp)
55 REG_S x16, PT_A6(sp)
56 REG_S x17, PT_A7(sp)
57 REG_S x18, PT_S2(sp)
58 REG_S x19, PT_S3(sp)
59 REG_S x20, PT_S4(sp)
60 REG_S x21, PT_S5(sp)
61 REG_S x22, PT_S6(sp)
62 REG_S x23, PT_S7(sp)
63 REG_S x24, PT_S8(sp)
64 REG_S x25, PT_S9(sp)
65 REG_S x26, PT_S10(sp)
66 REG_S x27, PT_S11(sp)
67 REG_S x28, PT_T3(sp)
68 REG_S x29, PT_T4(sp)
69 REG_S x30, PT_T5(sp)
70 REG_S x31, PT_T6(sp)
71
72 /*
73 * Disable user-mode memory access as it should only be set in the
74 * actual user copy routines.
75 *
76 * Disable the FPU to detect illegal usage of floating point in kernel
77 * space.
78 */
79 li t0, SR_SUM | SR_FS
80
81 REG_L s0, TASK_TI_USER_SP(tp)
82 csrrc s1, CSR_SSTATUS, t0
83 csrr s2, CSR_SEPC
84 csrr s3, CSR_STVAL
85 csrr s4, CSR_SCAUSE
86 csrr s5, CSR_SSCRATCH
87 REG_S s0, PT_SP(sp)
88 REG_S s1, PT_SSTATUS(sp)
89 REG_S s2, PT_SEPC(sp)
90 REG_S s3, PT_SBADADDR(sp)
91 REG_S s4, PT_SCAUSE(sp)
92 REG_S s5, PT_TP(sp)
93 .endm
94
95/*
96 * Prepares to return from a system call or exception by restoring all
97 * registers from the stack.
98 */
99 .macro RESTORE_ALL
100 REG_L a0, PT_SSTATUS(sp)
101 /*
102 * The current load reservation is effectively part of the processor's
103 * state, in the sense that load reservations cannot be shared between
104 * different hart contexts. We can't actually save and restore a load
105 * reservation, so instead here we clear any existing reservation --
106 * it's always legal for implementations to clear load reservations at
107 * any point (as long as the forward progress guarantee is kept, but
108 * we'll ignore that here).
109 *
110 * Dangling load reservations can be the result of taking a trap in the
111 * middle of an LR/SC sequence, but can also be the result of a taken
112 * forward branch around an SC -- which is how we implement CAS. As a
113 * result we need to clear reservations between the last CAS and the
114 * jump back to the new context. While it is unlikely the store
115 * completes, implementations are allowed to expand reservations to be
116 * arbitrarily large.
117 */
118 REG_L a2, PT_SEPC(sp)
119 REG_SC x0, a2, PT_SEPC(sp)
120
121 csrw CSR_SSTATUS, a0
122 csrw CSR_SEPC, a2
123
124 REG_L x1, PT_RA(sp)
125 REG_L x3, PT_GP(sp)
126 REG_L x4, PT_TP(sp)
127 REG_L x5, PT_T0(sp)
128 REG_L x6, PT_T1(sp)
129 REG_L x7, PT_T2(sp)
130 REG_L x8, PT_S0(sp)
131 REG_L x9, PT_S1(sp)
132 REG_L x10, PT_A0(sp)
133 REG_L x11, PT_A1(sp)
134 REG_L x12, PT_A2(sp)
135 REG_L x13, PT_A3(sp)
136 REG_L x14, PT_A4(sp)
137 REG_L x15, PT_A5(sp)
138 REG_L x16, PT_A6(sp)
139 REG_L x17, PT_A7(sp)
140 REG_L x18, PT_S2(sp)
141 REG_L x19, PT_S3(sp)
142 REG_L x20, PT_S4(sp)
143 REG_L x21, PT_S5(sp)
144 REG_L x22, PT_S6(sp)
145 REG_L x23, PT_S7(sp)
146 REG_L x24, PT_S8(sp)
147 REG_L x25, PT_S9(sp)
148 REG_L x26, PT_S10(sp)
149 REG_L x27, PT_S11(sp)
150 REG_L x28, PT_T3(sp)
151 REG_L x29, PT_T4(sp)
152 REG_L x30, PT_T5(sp)
153 REG_L x31, PT_T6(sp)
154
155 REG_L x2, PT_SP(sp)
156 .endm
157
158#if !IS_ENABLED(CONFIG_PREEMPT)
159.set resume_kernel, restore_all
160#endif
161
162ENTRY(handle_exception)
163 SAVE_ALL
164
165 /*
166 * Set sscratch register to 0, so that if a recursive exception
167 * occurs, the exception vector knows it came from the kernel
168 */
169 csrw CSR_SSCRATCH, x0
170
171 /* Load the global pointer */
172.option push
173.option norelax
174 la gp, __global_pointer$
175.option pop
176
177 la ra, ret_from_exception
178 /*
179 * MSB of cause differentiates between
180 * interrupts and exceptions
181 */
182 bge s4, zero, 1f
183
184 /* Handle interrupts */
185 move a0, sp /* pt_regs */
186 tail do_IRQ
1871:
188 /* Exceptions run with interrupts enabled or disabled
189 depending on the state of sstatus.SR_SPIE */
190 andi t0, s1, SR_SPIE
191 beqz t0, 1f
192 csrs CSR_SSTATUS, SR_SIE
193
1941:
195 /* Handle syscalls */
196 li t0, EXC_SYSCALL
197 beq s4, t0, handle_syscall
198
199 /* Handle other exceptions */
200 slli t0, s4, RISCV_LGPTR
201 la t1, excp_vect_table
202 la t2, excp_vect_table_end
203 move a0, sp /* pt_regs */
204 add t0, t1, t0
205 /* Check if exception code lies within bounds */
206 bgeu t0, t2, 1f
207 REG_L t0, 0(t0)
208 jr t0
2091:
210 tail do_trap_unknown
211
212handle_syscall:
213 /* save the initial A0 value (needed in signal handlers) */
214 REG_S a0, PT_ORIG_A0(sp)
215 /*
216 * Advance SEPC to avoid executing the original
217 * scall instruction on sret
218 */
219 addi s2, s2, 0x4
220 REG_S s2, PT_SEPC(sp)
221 /* Trace syscalls, but only if requested by the user. */
222 REG_L t0, TASK_TI_FLAGS(tp)
223 andi t0, t0, _TIF_SYSCALL_WORK
224 bnez t0, handle_syscall_trace_enter
225check_syscall_nr:
226 /* Check to make sure we don't jump to a bogus syscall number. */
227 li t0, __NR_syscalls
228 la s0, sys_ni_syscall
229 /* Syscall number held in a7 */
230 bgeu a7, t0, 1f
231 la s0, sys_call_table
232 slli t0, a7, RISCV_LGPTR
233 add s0, s0, t0
234 REG_L s0, 0(s0)
2351:
236 jalr s0
237
238ret_from_syscall:
239 /* Set user a0 to kernel a0 */
240 REG_S a0, PT_A0(sp)
241 /* Trace syscalls, but only if requested by the user. */
242 REG_L t0, TASK_TI_FLAGS(tp)
243 andi t0, t0, _TIF_SYSCALL_WORK
244 bnez t0, handle_syscall_trace_exit
245
246ret_from_exception:
247 REG_L s0, PT_SSTATUS(sp)
248 csrc CSR_SSTATUS, SR_SIE
249 andi s0, s0, SR_SPP
250 bnez s0, resume_kernel
251
252resume_userspace:
253 /* Interrupts must be disabled here so flags are checked atomically */
254 REG_L s0, TASK_TI_FLAGS(tp) /* current_thread_info->flags */
255 andi s1, s0, _TIF_WORK_MASK
256 bnez s1, work_pending
257
258 /* Save unwound kernel stack pointer in thread_info */
259 addi s0, sp, PT_SIZE_ON_STACK
260 REG_S s0, TASK_TI_KERNEL_SP(tp)
261
262 /*
263 * Save TP into sscratch, so we can find the kernel data structures
264 * again.
265 */
266 csrw CSR_SSCRATCH, tp
267
268restore_all:
269 RESTORE_ALL
270 sret
271
272#if IS_ENABLED(CONFIG_PREEMPT)
273resume_kernel:
274 REG_L s0, TASK_TI_PREEMPT_COUNT(tp)
275 bnez s0, restore_all
276 REG_L s0, TASK_TI_FLAGS(tp)
277 andi s0, s0, _TIF_NEED_RESCHED
278 beqz s0, restore_all
279 call preempt_schedule_irq
280 j restore_all
281#endif
282
283work_pending:
284 /* Enter slow path for supplementary processing */
285 la ra, ret_from_exception
286 andi s1, s0, _TIF_NEED_RESCHED
287 bnez s1, work_resched
288work_notifysig:
289 /* Handle pending signals and notify-resume requests */
290 csrs CSR_SSTATUS, SR_SIE /* Enable interrupts for do_notify_resume() */
291 move a0, sp /* pt_regs */
292 move a1, s0 /* current_thread_info->flags */
293 tail do_notify_resume
294work_resched:
295 tail schedule
296
297/* Slow paths for ptrace. */
298handle_syscall_trace_enter:
299 move a0, sp
300 call do_syscall_trace_enter
301 REG_L a0, PT_A0(sp)
302 REG_L a1, PT_A1(sp)
303 REG_L a2, PT_A2(sp)
304 REG_L a3, PT_A3(sp)
305 REG_L a4, PT_A4(sp)
306 REG_L a5, PT_A5(sp)
307 REG_L a6, PT_A6(sp)
308 REG_L a7, PT_A7(sp)
309 j check_syscall_nr
310handle_syscall_trace_exit:
311 move a0, sp
312 call do_syscall_trace_exit
313 j ret_from_exception
314
315END(handle_exception)
316
317ENTRY(ret_from_fork)
318 la ra, ret_from_exception
319 tail schedule_tail
320ENDPROC(ret_from_fork)
321
322ENTRY(ret_from_kernel_thread)
323 call schedule_tail
324 /* Call fn(arg) */
325 la ra, ret_from_exception
326 move a0, s1
327 jr s0
328ENDPROC(ret_from_kernel_thread)
329
330
331/*
332 * Integer register context switch
333 * The callee-saved registers must be saved and restored.
334 *
335 * a0: previous task_struct (must be preserved across the switch)
336 * a1: next task_struct
337 *
338 * The value of a0 and a1 must be preserved by this function, as that's how
339 * arguments are passed to schedule_tail.
340 */
341ENTRY(__switch_to)
342 /* Save context into prev->thread */
343 li a4, TASK_THREAD_RA
344 add a3, a0, a4
345 add a4, a1, a4
346 REG_S ra, TASK_THREAD_RA_RA(a3)
347 REG_S sp, TASK_THREAD_SP_RA(a3)
348 REG_S s0, TASK_THREAD_S0_RA(a3)
349 REG_S s1, TASK_THREAD_S1_RA(a3)
350 REG_S s2, TASK_THREAD_S2_RA(a3)
351 REG_S s3, TASK_THREAD_S3_RA(a3)
352 REG_S s4, TASK_THREAD_S4_RA(a3)
353 REG_S s5, TASK_THREAD_S5_RA(a3)
354 REG_S s6, TASK_THREAD_S6_RA(a3)
355 REG_S s7, TASK_THREAD_S7_RA(a3)
356 REG_S s8, TASK_THREAD_S8_RA(a3)
357 REG_S s9, TASK_THREAD_S9_RA(a3)
358 REG_S s10, TASK_THREAD_S10_RA(a3)
359 REG_S s11, TASK_THREAD_S11_RA(a3)
360 /* Restore context from next->thread */
361 REG_L ra, TASK_THREAD_RA_RA(a4)
362 REG_L sp, TASK_THREAD_SP_RA(a4)
363 REG_L s0, TASK_THREAD_S0_RA(a4)
364 REG_L s1, TASK_THREAD_S1_RA(a4)
365 REG_L s2, TASK_THREAD_S2_RA(a4)
366 REG_L s3, TASK_THREAD_S3_RA(a4)
367 REG_L s4, TASK_THREAD_S4_RA(a4)
368 REG_L s5, TASK_THREAD_S5_RA(a4)
369 REG_L s6, TASK_THREAD_S6_RA(a4)
370 REG_L s7, TASK_THREAD_S7_RA(a4)
371 REG_L s8, TASK_THREAD_S8_RA(a4)
372 REG_L s9, TASK_THREAD_S9_RA(a4)
373 REG_L s10, TASK_THREAD_S10_RA(a4)
374 REG_L s11, TASK_THREAD_S11_RA(a4)
375 /* Swap the CPU entry around. */
376 lw a3, TASK_TI_CPU(a0)
377 lw a4, TASK_TI_CPU(a1)
378 sw a3, TASK_TI_CPU(a1)
379 sw a4, TASK_TI_CPU(a0)
380#if TASK_TI != 0
381#error "TASK_TI != 0: tp will contain a 'struct thread_info', not a 'struct task_struct' so get_current() won't work."
382 addi tp, a1, TASK_TI
383#else
384 move tp, a1
385#endif
386 ret
387ENDPROC(__switch_to)
388
389 .section ".rodata"
390 /* Exception vector table */
391ENTRY(excp_vect_table)
392 RISCV_PTR do_trap_insn_misaligned
393 RISCV_PTR do_trap_insn_fault
394 RISCV_PTR do_trap_insn_illegal
395 RISCV_PTR do_trap_break
396 RISCV_PTR do_trap_load_misaligned
397 RISCV_PTR do_trap_load_fault
398 RISCV_PTR do_trap_store_misaligned
399 RISCV_PTR do_trap_store_fault
400 RISCV_PTR do_trap_ecall_u /* system call, gets intercepted */
401 RISCV_PTR do_trap_ecall_s
402 RISCV_PTR do_trap_unknown
403 RISCV_PTR do_trap_ecall_m
404 RISCV_PTR do_page_fault /* instruction page fault */
405 RISCV_PTR do_page_fault /* load page fault */
406 RISCV_PTR do_trap_unknown
407 RISCV_PTR do_page_fault /* store page fault */
408excp_vect_table_end:
409END(excp_vect_table)
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * Copyright (C) 2012 Regents of the University of California
4 * Copyright (C) 2017 SiFive
5 */
6
7#include <linux/init.h>
8#include <linux/linkage.h>
9
10#include <asm/asm.h>
11#include <asm/csr.h>
12#include <asm/scs.h>
13#include <asm/unistd.h>
14#include <asm/page.h>
15#include <asm/thread_info.h>
16#include <asm/asm-offsets.h>
17#include <asm/errata_list.h>
18#include <linux/sizes.h>
19
20 .section .irqentry.text, "ax"
21
22SYM_CODE_START(handle_exception)
23 /*
24 * If coming from userspace, preserve the user thread pointer and load
25 * the kernel thread pointer. If we came from the kernel, the scratch
26 * register will contain 0, and we should continue on the current TP.
27 */
28 csrrw tp, CSR_SCRATCH, tp
29 bnez tp, .Lsave_context
30
31.Lrestore_kernel_tpsp:
32 csrr tp, CSR_SCRATCH
33 REG_S sp, TASK_TI_KERNEL_SP(tp)
34
35#ifdef CONFIG_VMAP_STACK
36 addi sp, sp, -(PT_SIZE_ON_STACK)
37 srli sp, sp, THREAD_SHIFT
38 andi sp, sp, 0x1
39 bnez sp, handle_kernel_stack_overflow
40 REG_L sp, TASK_TI_KERNEL_SP(tp)
41#endif
42
43.Lsave_context:
44 REG_S sp, TASK_TI_USER_SP(tp)
45 REG_L sp, TASK_TI_KERNEL_SP(tp)
46 addi sp, sp, -(PT_SIZE_ON_STACK)
47 REG_S x1, PT_RA(sp)
48 REG_S x3, PT_GP(sp)
49 REG_S x5, PT_T0(sp)
50 save_from_x6_to_x31
51
52 /*
53 * Disable user-mode memory access as it should only be set in the
54 * actual user copy routines.
55 *
56 * Disable the FPU/Vector to detect illegal usage of floating point
57 * or vector in kernel space.
58 */
59 li t0, SR_SUM | SR_FS_VS
60
61 REG_L s0, TASK_TI_USER_SP(tp)
62 csrrc s1, CSR_STATUS, t0
63 csrr s2, CSR_EPC
64 csrr s3, CSR_TVAL
65 csrr s4, CSR_CAUSE
66 csrr s5, CSR_SCRATCH
67 REG_S s0, PT_SP(sp)
68 REG_S s1, PT_STATUS(sp)
69 REG_S s2, PT_EPC(sp)
70 REG_S s3, PT_BADADDR(sp)
71 REG_S s4, PT_CAUSE(sp)
72 REG_S s5, PT_TP(sp)
73
74 /*
75 * Set the scratch register to 0, so that if a recursive exception
76 * occurs, the exception vector knows it came from the kernel
77 */
78 csrw CSR_SCRATCH, x0
79
80 /* Load the global pointer */
81 load_global_pointer
82
83 /* Load the kernel shadow call stack pointer if coming from userspace */
84 scs_load_current_if_task_changed s5
85
86#ifdef CONFIG_RISCV_ISA_V_PREEMPTIVE
87 move a0, sp
88 call riscv_v_context_nesting_start
89#endif
90 move a0, sp /* pt_regs */
91 la ra, ret_from_exception
92
93 /*
94 * MSB of cause differentiates between
95 * interrupts and exceptions
96 */
97 bge s4, zero, 1f
98
99 /* Handle interrupts */
100 tail do_irq
1011:
102 /* Handle other exceptions */
103 slli t0, s4, RISCV_LGPTR
104 la t1, excp_vect_table
105 la t2, excp_vect_table_end
106 add t0, t1, t0
107 /* Check if exception code lies within bounds */
108 bgeu t0, t2, 1f
109 REG_L t0, 0(t0)
110 jr t0
1111:
112 tail do_trap_unknown
113SYM_CODE_END(handle_exception)
114
115/*
116 * The ret_from_exception must be called with interrupt disabled. Here is the
117 * caller list:
118 * - handle_exception
119 * - ret_from_fork
120 */
121SYM_CODE_START_NOALIGN(ret_from_exception)
122 REG_L s0, PT_STATUS(sp)
123#ifdef CONFIG_RISCV_M_MODE
124 /* the MPP value is too large to be used as an immediate arg for addi */
125 li t0, SR_MPP
126 and s0, s0, t0
127#else
128 andi s0, s0, SR_SPP
129#endif
130 bnez s0, 1f
131
132 /* Save unwound kernel stack pointer in thread_info */
133 addi s0, sp, PT_SIZE_ON_STACK
134 REG_S s0, TASK_TI_KERNEL_SP(tp)
135
136 /* Save the kernel shadow call stack pointer */
137 scs_save_current
138
139 /*
140 * Save TP into the scratch register , so we can find the kernel data
141 * structures again.
142 */
143 csrw CSR_SCRATCH, tp
1441:
145#ifdef CONFIG_RISCV_ISA_V_PREEMPTIVE
146 move a0, sp
147 call riscv_v_context_nesting_end
148#endif
149 REG_L a0, PT_STATUS(sp)
150 /*
151 * The current load reservation is effectively part of the processor's
152 * state, in the sense that load reservations cannot be shared between
153 * different hart contexts. We can't actually save and restore a load
154 * reservation, so instead here we clear any existing reservation --
155 * it's always legal for implementations to clear load reservations at
156 * any point (as long as the forward progress guarantee is kept, but
157 * we'll ignore that here).
158 *
159 * Dangling load reservations can be the result of taking a trap in the
160 * middle of an LR/SC sequence, but can also be the result of a taken
161 * forward branch around an SC -- which is how we implement CAS. As a
162 * result we need to clear reservations between the last CAS and the
163 * jump back to the new context. While it is unlikely the store
164 * completes, implementations are allowed to expand reservations to be
165 * arbitrarily large.
166 */
167 REG_L a2, PT_EPC(sp)
168 REG_SC x0, a2, PT_EPC(sp)
169
170 csrw CSR_STATUS, a0
171 csrw CSR_EPC, a2
172
173 REG_L x1, PT_RA(sp)
174 REG_L x3, PT_GP(sp)
175 REG_L x4, PT_TP(sp)
176 REG_L x5, PT_T0(sp)
177 restore_from_x6_to_x31
178
179 REG_L x2, PT_SP(sp)
180
181#ifdef CONFIG_RISCV_M_MODE
182 mret
183#else
184 sret
185#endif
186SYM_CODE_END(ret_from_exception)
187
188#ifdef CONFIG_VMAP_STACK
189SYM_CODE_START_LOCAL(handle_kernel_stack_overflow)
190 /* we reach here from kernel context, sscratch must be 0 */
191 csrrw x31, CSR_SCRATCH, x31
192 asm_per_cpu sp, overflow_stack, x31
193 li x31, OVERFLOW_STACK_SIZE
194 add sp, sp, x31
195 /* zero out x31 again and restore x31 */
196 xor x31, x31, x31
197 csrrw x31, CSR_SCRATCH, x31
198
199 addi sp, sp, -(PT_SIZE_ON_STACK)
200
201 //save context to overflow stack
202 REG_S x1, PT_RA(sp)
203 REG_S x3, PT_GP(sp)
204 REG_S x5, PT_T0(sp)
205 save_from_x6_to_x31
206
207 REG_L s0, TASK_TI_KERNEL_SP(tp)
208 csrr s1, CSR_STATUS
209 csrr s2, CSR_EPC
210 csrr s3, CSR_TVAL
211 csrr s4, CSR_CAUSE
212 csrr s5, CSR_SCRATCH
213 REG_S s0, PT_SP(sp)
214 REG_S s1, PT_STATUS(sp)
215 REG_S s2, PT_EPC(sp)
216 REG_S s3, PT_BADADDR(sp)
217 REG_S s4, PT_CAUSE(sp)
218 REG_S s5, PT_TP(sp)
219 move a0, sp
220 tail handle_bad_stack
221SYM_CODE_END(handle_kernel_stack_overflow)
222#endif
223
224SYM_CODE_START(ret_from_fork)
225 call schedule_tail
226 beqz s0, 1f /* not from kernel thread */
227 /* Call fn(arg) */
228 move a0, s1
229 jalr s0
2301:
231 move a0, sp /* pt_regs */
232 la ra, ret_from_exception
233 tail syscall_exit_to_user_mode
234SYM_CODE_END(ret_from_fork)
235
236#ifdef CONFIG_IRQ_STACKS
237/*
238 * void call_on_irq_stack(struct pt_regs *regs,
239 * void (*func)(struct pt_regs *));
240 *
241 * Calls func(regs) using the per-CPU IRQ stack.
242 */
243SYM_FUNC_START(call_on_irq_stack)
244 /* Create a frame record to save ra and s0 (fp) */
245 addi sp, sp, -STACKFRAME_SIZE_ON_STACK
246 REG_S ra, STACKFRAME_RA(sp)
247 REG_S s0, STACKFRAME_FP(sp)
248 addi s0, sp, STACKFRAME_SIZE_ON_STACK
249
250 /* Switch to the per-CPU shadow call stack */
251 scs_save_current
252 scs_load_irq_stack t0
253
254 /* Switch to the per-CPU IRQ stack and call the handler */
255 load_per_cpu t0, irq_stack_ptr, t1
256 li t1, IRQ_STACK_SIZE
257 add sp, t0, t1
258 jalr a1
259
260 /* Switch back to the thread shadow call stack */
261 scs_load_current
262
263 /* Switch back to the thread stack and restore ra and s0 */
264 addi sp, s0, -STACKFRAME_SIZE_ON_STACK
265 REG_L ra, STACKFRAME_RA(sp)
266 REG_L s0, STACKFRAME_FP(sp)
267 addi sp, sp, STACKFRAME_SIZE_ON_STACK
268
269 ret
270SYM_FUNC_END(call_on_irq_stack)
271#endif /* CONFIG_IRQ_STACKS */
272
273/*
274 * Integer register context switch
275 * The callee-saved registers must be saved and restored.
276 *
277 * a0: previous task_struct (must be preserved across the switch)
278 * a1: next task_struct
279 *
280 * The value of a0 and a1 must be preserved by this function, as that's how
281 * arguments are passed to schedule_tail.
282 */
283SYM_FUNC_START(__switch_to)
284 /* Save context into prev->thread */
285 li a4, TASK_THREAD_RA
286 add a3, a0, a4
287 add a4, a1, a4
288 REG_S ra, TASK_THREAD_RA_RA(a3)
289 REG_S sp, TASK_THREAD_SP_RA(a3)
290 REG_S s0, TASK_THREAD_S0_RA(a3)
291 REG_S s1, TASK_THREAD_S1_RA(a3)
292 REG_S s2, TASK_THREAD_S2_RA(a3)
293 REG_S s3, TASK_THREAD_S3_RA(a3)
294 REG_S s4, TASK_THREAD_S4_RA(a3)
295 REG_S s5, TASK_THREAD_S5_RA(a3)
296 REG_S s6, TASK_THREAD_S6_RA(a3)
297 REG_S s7, TASK_THREAD_S7_RA(a3)
298 REG_S s8, TASK_THREAD_S8_RA(a3)
299 REG_S s9, TASK_THREAD_S9_RA(a3)
300 REG_S s10, TASK_THREAD_S10_RA(a3)
301 REG_S s11, TASK_THREAD_S11_RA(a3)
302 /* Save the kernel shadow call stack pointer */
303 scs_save_current
304 /* Restore context from next->thread */
305 REG_L ra, TASK_THREAD_RA_RA(a4)
306 REG_L sp, TASK_THREAD_SP_RA(a4)
307 REG_L s0, TASK_THREAD_S0_RA(a4)
308 REG_L s1, TASK_THREAD_S1_RA(a4)
309 REG_L s2, TASK_THREAD_S2_RA(a4)
310 REG_L s3, TASK_THREAD_S3_RA(a4)
311 REG_L s4, TASK_THREAD_S4_RA(a4)
312 REG_L s5, TASK_THREAD_S5_RA(a4)
313 REG_L s6, TASK_THREAD_S6_RA(a4)
314 REG_L s7, TASK_THREAD_S7_RA(a4)
315 REG_L s8, TASK_THREAD_S8_RA(a4)
316 REG_L s9, TASK_THREAD_S9_RA(a4)
317 REG_L s10, TASK_THREAD_S10_RA(a4)
318 REG_L s11, TASK_THREAD_S11_RA(a4)
319 /* The offset of thread_info in task_struct is zero. */
320 move tp, a1
321 /* Switch to the next shadow call stack */
322 scs_load_current
323 ret
324SYM_FUNC_END(__switch_to)
325
326#ifndef CONFIG_MMU
327#define do_page_fault do_trap_unknown
328#endif
329
330 .section ".rodata"
331 .align LGREG
332 /* Exception vector table */
333SYM_DATA_START_LOCAL(excp_vect_table)
334 RISCV_PTR do_trap_insn_misaligned
335 ALT_INSN_FAULT(RISCV_PTR do_trap_insn_fault)
336 RISCV_PTR do_trap_insn_illegal
337 RISCV_PTR do_trap_break
338 RISCV_PTR do_trap_load_misaligned
339 RISCV_PTR do_trap_load_fault
340 RISCV_PTR do_trap_store_misaligned
341 RISCV_PTR do_trap_store_fault
342 RISCV_PTR do_trap_ecall_u /* system call */
343 RISCV_PTR do_trap_ecall_s
344 RISCV_PTR do_trap_unknown
345 RISCV_PTR do_trap_ecall_m
346 /* instruciton page fault */
347 ALT_PAGE_FAULT(RISCV_PTR do_page_fault)
348 RISCV_PTR do_page_fault /* load page fault */
349 RISCV_PTR do_trap_unknown
350 RISCV_PTR do_page_fault /* store page fault */
351SYM_DATA_END_LABEL(excp_vect_table, SYM_L_LOCAL, excp_vect_table_end)
352
353#ifndef CONFIG_MMU
354SYM_DATA_START(__user_rt_sigreturn)
355 li a7, __NR_rt_sigreturn
356 ecall
357SYM_DATA_END(__user_rt_sigreturn)
358#endif