Loading...
1/* SPDX-License-Identifier: GPL-2.0-or-later */
2/* Generic I/O port emulation.
3 *
4 * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.
5 * Written by David Howells (dhowells@redhat.com)
6 */
7#ifndef __ASM_GENERIC_IO_H
8#define __ASM_GENERIC_IO_H
9
10#include <asm/page.h> /* I/O is all done through memory accesses */
11#include <linux/string.h> /* for memset() and memcpy() */
12#include <linux/types.h>
13
14#ifdef CONFIG_GENERIC_IOMAP
15#include <asm-generic/iomap.h>
16#endif
17
18#include <asm/mmiowb.h>
19#include <asm-generic/pci_iomap.h>
20
21#ifndef __io_br
22#define __io_br() barrier()
23#endif
24
25/* prevent prefetching of coherent DMA data ahead of a dma-complete */
26#ifndef __io_ar
27#ifdef rmb
28#define __io_ar(v) rmb()
29#else
30#define __io_ar(v) barrier()
31#endif
32#endif
33
34/* flush writes to coherent DMA data before possibly triggering a DMA read */
35#ifndef __io_bw
36#ifdef wmb
37#define __io_bw() wmb()
38#else
39#define __io_bw() barrier()
40#endif
41#endif
42
43/* serialize device access against a spin_unlock, usually handled there. */
44#ifndef __io_aw
45#define __io_aw() mmiowb_set_pending()
46#endif
47
48#ifndef __io_pbw
49#define __io_pbw() __io_bw()
50#endif
51
52#ifndef __io_paw
53#define __io_paw() __io_aw()
54#endif
55
56#ifndef __io_pbr
57#define __io_pbr() __io_br()
58#endif
59
60#ifndef __io_par
61#define __io_par(v) __io_ar(v)
62#endif
63
64
65/*
66 * __raw_{read,write}{b,w,l,q}() access memory in native endianness.
67 *
68 * On some architectures memory mapped IO needs to be accessed differently.
69 * On the simple architectures, we just read/write the memory location
70 * directly.
71 */
72
73#ifndef __raw_readb
74#define __raw_readb __raw_readb
75static inline u8 __raw_readb(const volatile void __iomem *addr)
76{
77 return *(const volatile u8 __force *)addr;
78}
79#endif
80
81#ifndef __raw_readw
82#define __raw_readw __raw_readw
83static inline u16 __raw_readw(const volatile void __iomem *addr)
84{
85 return *(const volatile u16 __force *)addr;
86}
87#endif
88
89#ifndef __raw_readl
90#define __raw_readl __raw_readl
91static inline u32 __raw_readl(const volatile void __iomem *addr)
92{
93 return *(const volatile u32 __force *)addr;
94}
95#endif
96
97#ifdef CONFIG_64BIT
98#ifndef __raw_readq
99#define __raw_readq __raw_readq
100static inline u64 __raw_readq(const volatile void __iomem *addr)
101{
102 return *(const volatile u64 __force *)addr;
103}
104#endif
105#endif /* CONFIG_64BIT */
106
107#ifndef __raw_writeb
108#define __raw_writeb __raw_writeb
109static inline void __raw_writeb(u8 value, volatile void __iomem *addr)
110{
111 *(volatile u8 __force *)addr = value;
112}
113#endif
114
115#ifndef __raw_writew
116#define __raw_writew __raw_writew
117static inline void __raw_writew(u16 value, volatile void __iomem *addr)
118{
119 *(volatile u16 __force *)addr = value;
120}
121#endif
122
123#ifndef __raw_writel
124#define __raw_writel __raw_writel
125static inline void __raw_writel(u32 value, volatile void __iomem *addr)
126{
127 *(volatile u32 __force *)addr = value;
128}
129#endif
130
131#ifdef CONFIG_64BIT
132#ifndef __raw_writeq
133#define __raw_writeq __raw_writeq
134static inline void __raw_writeq(u64 value, volatile void __iomem *addr)
135{
136 *(volatile u64 __force *)addr = value;
137}
138#endif
139#endif /* CONFIG_64BIT */
140
141/*
142 * {read,write}{b,w,l,q}() access little endian memory and return result in
143 * native endianness.
144 */
145
146#ifndef readb
147#define readb readb
148static inline u8 readb(const volatile void __iomem *addr)
149{
150 u8 val;
151
152 __io_br();
153 val = __raw_readb(addr);
154 __io_ar(val);
155 return val;
156}
157#endif
158
159#ifndef readw
160#define readw readw
161static inline u16 readw(const volatile void __iomem *addr)
162{
163 u16 val;
164
165 __io_br();
166 val = __le16_to_cpu(__raw_readw(addr));
167 __io_ar(val);
168 return val;
169}
170#endif
171
172#ifndef readl
173#define readl readl
174static inline u32 readl(const volatile void __iomem *addr)
175{
176 u32 val;
177
178 __io_br();
179 val = __le32_to_cpu(__raw_readl(addr));
180 __io_ar(val);
181 return val;
182}
183#endif
184
185#ifdef CONFIG_64BIT
186#ifndef readq
187#define readq readq
188static inline u64 readq(const volatile void __iomem *addr)
189{
190 u64 val;
191
192 __io_br();
193 val = __le64_to_cpu(__raw_readq(addr));
194 __io_ar(val);
195 return val;
196}
197#endif
198#endif /* CONFIG_64BIT */
199
200#ifndef writeb
201#define writeb writeb
202static inline void writeb(u8 value, volatile void __iomem *addr)
203{
204 __io_bw();
205 __raw_writeb(value, addr);
206 __io_aw();
207}
208#endif
209
210#ifndef writew
211#define writew writew
212static inline void writew(u16 value, volatile void __iomem *addr)
213{
214 __io_bw();
215 __raw_writew(cpu_to_le16(value), addr);
216 __io_aw();
217}
218#endif
219
220#ifndef writel
221#define writel writel
222static inline void writel(u32 value, volatile void __iomem *addr)
223{
224 __io_bw();
225 __raw_writel(__cpu_to_le32(value), addr);
226 __io_aw();
227}
228#endif
229
230#ifdef CONFIG_64BIT
231#ifndef writeq
232#define writeq writeq
233static inline void writeq(u64 value, volatile void __iomem *addr)
234{
235 __io_bw();
236 __raw_writeq(__cpu_to_le64(value), addr);
237 __io_aw();
238}
239#endif
240#endif /* CONFIG_64BIT */
241
242/*
243 * {read,write}{b,w,l,q}_relaxed() are like the regular version, but
244 * are not guaranteed to provide ordering against spinlocks or memory
245 * accesses.
246 */
247#ifndef readb_relaxed
248#define readb_relaxed readb_relaxed
249static inline u8 readb_relaxed(const volatile void __iomem *addr)
250{
251 return __raw_readb(addr);
252}
253#endif
254
255#ifndef readw_relaxed
256#define readw_relaxed readw_relaxed
257static inline u16 readw_relaxed(const volatile void __iomem *addr)
258{
259 return __le16_to_cpu(__raw_readw(addr));
260}
261#endif
262
263#ifndef readl_relaxed
264#define readl_relaxed readl_relaxed
265static inline u32 readl_relaxed(const volatile void __iomem *addr)
266{
267 return __le32_to_cpu(__raw_readl(addr));
268}
269#endif
270
271#if defined(readq) && !defined(readq_relaxed)
272#define readq_relaxed readq_relaxed
273static inline u64 readq_relaxed(const volatile void __iomem *addr)
274{
275 return __le64_to_cpu(__raw_readq(addr));
276}
277#endif
278
279#ifndef writeb_relaxed
280#define writeb_relaxed writeb_relaxed
281static inline void writeb_relaxed(u8 value, volatile void __iomem *addr)
282{
283 __raw_writeb(value, addr);
284}
285#endif
286
287#ifndef writew_relaxed
288#define writew_relaxed writew_relaxed
289static inline void writew_relaxed(u16 value, volatile void __iomem *addr)
290{
291 __raw_writew(cpu_to_le16(value), addr);
292}
293#endif
294
295#ifndef writel_relaxed
296#define writel_relaxed writel_relaxed
297static inline void writel_relaxed(u32 value, volatile void __iomem *addr)
298{
299 __raw_writel(__cpu_to_le32(value), addr);
300}
301#endif
302
303#if defined(writeq) && !defined(writeq_relaxed)
304#define writeq_relaxed writeq_relaxed
305static inline void writeq_relaxed(u64 value, volatile void __iomem *addr)
306{
307 __raw_writeq(__cpu_to_le64(value), addr);
308}
309#endif
310
311/*
312 * {read,write}s{b,w,l,q}() repeatedly access the same memory address in
313 * native endianness in 8-, 16-, 32- or 64-bit chunks (@count times).
314 */
315#ifndef readsb
316#define readsb readsb
317static inline void readsb(const volatile void __iomem *addr, void *buffer,
318 unsigned int count)
319{
320 if (count) {
321 u8 *buf = buffer;
322
323 do {
324 u8 x = __raw_readb(addr);
325 *buf++ = x;
326 } while (--count);
327 }
328}
329#endif
330
331#ifndef readsw
332#define readsw readsw
333static inline void readsw(const volatile void __iomem *addr, void *buffer,
334 unsigned int count)
335{
336 if (count) {
337 u16 *buf = buffer;
338
339 do {
340 u16 x = __raw_readw(addr);
341 *buf++ = x;
342 } while (--count);
343 }
344}
345#endif
346
347#ifndef readsl
348#define readsl readsl
349static inline void readsl(const volatile void __iomem *addr, void *buffer,
350 unsigned int count)
351{
352 if (count) {
353 u32 *buf = buffer;
354
355 do {
356 u32 x = __raw_readl(addr);
357 *buf++ = x;
358 } while (--count);
359 }
360}
361#endif
362
363#ifdef CONFIG_64BIT
364#ifndef readsq
365#define readsq readsq
366static inline void readsq(const volatile void __iomem *addr, void *buffer,
367 unsigned int count)
368{
369 if (count) {
370 u64 *buf = buffer;
371
372 do {
373 u64 x = __raw_readq(addr);
374 *buf++ = x;
375 } while (--count);
376 }
377}
378#endif
379#endif /* CONFIG_64BIT */
380
381#ifndef writesb
382#define writesb writesb
383static inline void writesb(volatile void __iomem *addr, const void *buffer,
384 unsigned int count)
385{
386 if (count) {
387 const u8 *buf = buffer;
388
389 do {
390 __raw_writeb(*buf++, addr);
391 } while (--count);
392 }
393}
394#endif
395
396#ifndef writesw
397#define writesw writesw
398static inline void writesw(volatile void __iomem *addr, const void *buffer,
399 unsigned int count)
400{
401 if (count) {
402 const u16 *buf = buffer;
403
404 do {
405 __raw_writew(*buf++, addr);
406 } while (--count);
407 }
408}
409#endif
410
411#ifndef writesl
412#define writesl writesl
413static inline void writesl(volatile void __iomem *addr, const void *buffer,
414 unsigned int count)
415{
416 if (count) {
417 const u32 *buf = buffer;
418
419 do {
420 __raw_writel(*buf++, addr);
421 } while (--count);
422 }
423}
424#endif
425
426#ifdef CONFIG_64BIT
427#ifndef writesq
428#define writesq writesq
429static inline void writesq(volatile void __iomem *addr, const void *buffer,
430 unsigned int count)
431{
432 if (count) {
433 const u64 *buf = buffer;
434
435 do {
436 __raw_writeq(*buf++, addr);
437 } while (--count);
438 }
439}
440#endif
441#endif /* CONFIG_64BIT */
442
443#ifndef PCI_IOBASE
444#define PCI_IOBASE ((void __iomem *)0)
445#endif
446
447#ifndef IO_SPACE_LIMIT
448#define IO_SPACE_LIMIT 0xffff
449#endif
450
451#include <linux/logic_pio.h>
452
453/*
454 * {in,out}{b,w,l}() access little endian I/O. {in,out}{b,w,l}_p() can be
455 * implemented on hardware that needs an additional delay for I/O accesses to
456 * take effect.
457 */
458
459#ifndef inb
460#define inb inb
461static inline u8 inb(unsigned long addr)
462{
463 u8 val;
464
465 __io_pbr();
466 val = __raw_readb(PCI_IOBASE + addr);
467 __io_par(val);
468 return val;
469}
470#endif
471
472#ifndef inw
473#define inw inw
474static inline u16 inw(unsigned long addr)
475{
476 u16 val;
477
478 __io_pbr();
479 val = __le16_to_cpu(__raw_readw(PCI_IOBASE + addr));
480 __io_par(val);
481 return val;
482}
483#endif
484
485#ifndef inl
486#define inl inl
487static inline u32 inl(unsigned long addr)
488{
489 u32 val;
490
491 __io_pbr();
492 val = __le32_to_cpu(__raw_readl(PCI_IOBASE + addr));
493 __io_par(val);
494 return val;
495}
496#endif
497
498#ifndef outb
499#define outb outb
500static inline void outb(u8 value, unsigned long addr)
501{
502 __io_pbw();
503 __raw_writeb(value, PCI_IOBASE + addr);
504 __io_paw();
505}
506#endif
507
508#ifndef outw
509#define outw outw
510static inline void outw(u16 value, unsigned long addr)
511{
512 __io_pbw();
513 __raw_writew(cpu_to_le16(value), PCI_IOBASE + addr);
514 __io_paw();
515}
516#endif
517
518#ifndef outl
519#define outl outl
520static inline void outl(u32 value, unsigned long addr)
521{
522 __io_pbw();
523 __raw_writel(cpu_to_le32(value), PCI_IOBASE + addr);
524 __io_paw();
525}
526#endif
527
528#ifndef inb_p
529#define inb_p inb_p
530static inline u8 inb_p(unsigned long addr)
531{
532 return inb(addr);
533}
534#endif
535
536#ifndef inw_p
537#define inw_p inw_p
538static inline u16 inw_p(unsigned long addr)
539{
540 return inw(addr);
541}
542#endif
543
544#ifndef inl_p
545#define inl_p inl_p
546static inline u32 inl_p(unsigned long addr)
547{
548 return inl(addr);
549}
550#endif
551
552#ifndef outb_p
553#define outb_p outb_p
554static inline void outb_p(u8 value, unsigned long addr)
555{
556 outb(value, addr);
557}
558#endif
559
560#ifndef outw_p
561#define outw_p outw_p
562static inline void outw_p(u16 value, unsigned long addr)
563{
564 outw(value, addr);
565}
566#endif
567
568#ifndef outl_p
569#define outl_p outl_p
570static inline void outl_p(u32 value, unsigned long addr)
571{
572 outl(value, addr);
573}
574#endif
575
576/*
577 * {in,out}s{b,w,l}{,_p}() are variants of the above that repeatedly access a
578 * single I/O port multiple times.
579 */
580
581#ifndef insb
582#define insb insb
583static inline void insb(unsigned long addr, void *buffer, unsigned int count)
584{
585 readsb(PCI_IOBASE + addr, buffer, count);
586}
587#endif
588
589#ifndef insw
590#define insw insw
591static inline void insw(unsigned long addr, void *buffer, unsigned int count)
592{
593 readsw(PCI_IOBASE + addr, buffer, count);
594}
595#endif
596
597#ifndef insl
598#define insl insl
599static inline void insl(unsigned long addr, void *buffer, unsigned int count)
600{
601 readsl(PCI_IOBASE + addr, buffer, count);
602}
603#endif
604
605#ifndef outsb
606#define outsb outsb
607static inline void outsb(unsigned long addr, const void *buffer,
608 unsigned int count)
609{
610 writesb(PCI_IOBASE + addr, buffer, count);
611}
612#endif
613
614#ifndef outsw
615#define outsw outsw
616static inline void outsw(unsigned long addr, const void *buffer,
617 unsigned int count)
618{
619 writesw(PCI_IOBASE + addr, buffer, count);
620}
621#endif
622
623#ifndef outsl
624#define outsl outsl
625static inline void outsl(unsigned long addr, const void *buffer,
626 unsigned int count)
627{
628 writesl(PCI_IOBASE + addr, buffer, count);
629}
630#endif
631
632#ifndef insb_p
633#define insb_p insb_p
634static inline void insb_p(unsigned long addr, void *buffer, unsigned int count)
635{
636 insb(addr, buffer, count);
637}
638#endif
639
640#ifndef insw_p
641#define insw_p insw_p
642static inline void insw_p(unsigned long addr, void *buffer, unsigned int count)
643{
644 insw(addr, buffer, count);
645}
646#endif
647
648#ifndef insl_p
649#define insl_p insl_p
650static inline void insl_p(unsigned long addr, void *buffer, unsigned int count)
651{
652 insl(addr, buffer, count);
653}
654#endif
655
656#ifndef outsb_p
657#define outsb_p outsb_p
658static inline void outsb_p(unsigned long addr, const void *buffer,
659 unsigned int count)
660{
661 outsb(addr, buffer, count);
662}
663#endif
664
665#ifndef outsw_p
666#define outsw_p outsw_p
667static inline void outsw_p(unsigned long addr, const void *buffer,
668 unsigned int count)
669{
670 outsw(addr, buffer, count);
671}
672#endif
673
674#ifndef outsl_p
675#define outsl_p outsl_p
676static inline void outsl_p(unsigned long addr, const void *buffer,
677 unsigned int count)
678{
679 outsl(addr, buffer, count);
680}
681#endif
682
683#ifndef CONFIG_GENERIC_IOMAP
684#ifndef ioread8
685#define ioread8 ioread8
686static inline u8 ioread8(const volatile void __iomem *addr)
687{
688 return readb(addr);
689}
690#endif
691
692#ifndef ioread16
693#define ioread16 ioread16
694static inline u16 ioread16(const volatile void __iomem *addr)
695{
696 return readw(addr);
697}
698#endif
699
700#ifndef ioread32
701#define ioread32 ioread32
702static inline u32 ioread32(const volatile void __iomem *addr)
703{
704 return readl(addr);
705}
706#endif
707
708#ifdef CONFIG_64BIT
709#ifndef ioread64
710#define ioread64 ioread64
711static inline u64 ioread64(const volatile void __iomem *addr)
712{
713 return readq(addr);
714}
715#endif
716#endif /* CONFIG_64BIT */
717
718#ifndef iowrite8
719#define iowrite8 iowrite8
720static inline void iowrite8(u8 value, volatile void __iomem *addr)
721{
722 writeb(value, addr);
723}
724#endif
725
726#ifndef iowrite16
727#define iowrite16 iowrite16
728static inline void iowrite16(u16 value, volatile void __iomem *addr)
729{
730 writew(value, addr);
731}
732#endif
733
734#ifndef iowrite32
735#define iowrite32 iowrite32
736static inline void iowrite32(u32 value, volatile void __iomem *addr)
737{
738 writel(value, addr);
739}
740#endif
741
742#ifdef CONFIG_64BIT
743#ifndef iowrite64
744#define iowrite64 iowrite64
745static inline void iowrite64(u64 value, volatile void __iomem *addr)
746{
747 writeq(value, addr);
748}
749#endif
750#endif /* CONFIG_64BIT */
751
752#ifndef ioread16be
753#define ioread16be ioread16be
754static inline u16 ioread16be(const volatile void __iomem *addr)
755{
756 return swab16(readw(addr));
757}
758#endif
759
760#ifndef ioread32be
761#define ioread32be ioread32be
762static inline u32 ioread32be(const volatile void __iomem *addr)
763{
764 return swab32(readl(addr));
765}
766#endif
767
768#ifdef CONFIG_64BIT
769#ifndef ioread64be
770#define ioread64be ioread64be
771static inline u64 ioread64be(const volatile void __iomem *addr)
772{
773 return swab64(readq(addr));
774}
775#endif
776#endif /* CONFIG_64BIT */
777
778#ifndef iowrite16be
779#define iowrite16be iowrite16be
780static inline void iowrite16be(u16 value, void volatile __iomem *addr)
781{
782 writew(swab16(value), addr);
783}
784#endif
785
786#ifndef iowrite32be
787#define iowrite32be iowrite32be
788static inline void iowrite32be(u32 value, volatile void __iomem *addr)
789{
790 writel(swab32(value), addr);
791}
792#endif
793
794#ifdef CONFIG_64BIT
795#ifndef iowrite64be
796#define iowrite64be iowrite64be
797static inline void iowrite64be(u64 value, volatile void __iomem *addr)
798{
799 writeq(swab64(value), addr);
800}
801#endif
802#endif /* CONFIG_64BIT */
803
804#ifndef ioread8_rep
805#define ioread8_rep ioread8_rep
806static inline void ioread8_rep(const volatile void __iomem *addr, void *buffer,
807 unsigned int count)
808{
809 readsb(addr, buffer, count);
810}
811#endif
812
813#ifndef ioread16_rep
814#define ioread16_rep ioread16_rep
815static inline void ioread16_rep(const volatile void __iomem *addr,
816 void *buffer, unsigned int count)
817{
818 readsw(addr, buffer, count);
819}
820#endif
821
822#ifndef ioread32_rep
823#define ioread32_rep ioread32_rep
824static inline void ioread32_rep(const volatile void __iomem *addr,
825 void *buffer, unsigned int count)
826{
827 readsl(addr, buffer, count);
828}
829#endif
830
831#ifdef CONFIG_64BIT
832#ifndef ioread64_rep
833#define ioread64_rep ioread64_rep
834static inline void ioread64_rep(const volatile void __iomem *addr,
835 void *buffer, unsigned int count)
836{
837 readsq(addr, buffer, count);
838}
839#endif
840#endif /* CONFIG_64BIT */
841
842#ifndef iowrite8_rep
843#define iowrite8_rep iowrite8_rep
844static inline void iowrite8_rep(volatile void __iomem *addr,
845 const void *buffer,
846 unsigned int count)
847{
848 writesb(addr, buffer, count);
849}
850#endif
851
852#ifndef iowrite16_rep
853#define iowrite16_rep iowrite16_rep
854static inline void iowrite16_rep(volatile void __iomem *addr,
855 const void *buffer,
856 unsigned int count)
857{
858 writesw(addr, buffer, count);
859}
860#endif
861
862#ifndef iowrite32_rep
863#define iowrite32_rep iowrite32_rep
864static inline void iowrite32_rep(volatile void __iomem *addr,
865 const void *buffer,
866 unsigned int count)
867{
868 writesl(addr, buffer, count);
869}
870#endif
871
872#ifdef CONFIG_64BIT
873#ifndef iowrite64_rep
874#define iowrite64_rep iowrite64_rep
875static inline void iowrite64_rep(volatile void __iomem *addr,
876 const void *buffer,
877 unsigned int count)
878{
879 writesq(addr, buffer, count);
880}
881#endif
882#endif /* CONFIG_64BIT */
883#endif /* CONFIG_GENERIC_IOMAP */
884
885#ifdef __KERNEL__
886
887#include <linux/vmalloc.h>
888#define __io_virt(x) ((void __force *)(x))
889
890#ifndef CONFIG_GENERIC_IOMAP
891struct pci_dev;
892extern void __iomem *pci_iomap(struct pci_dev *dev, int bar, unsigned long max);
893
894#ifndef pci_iounmap
895#define pci_iounmap pci_iounmap
896static inline void pci_iounmap(struct pci_dev *dev, void __iomem *p)
897{
898}
899#endif
900#endif /* CONFIG_GENERIC_IOMAP */
901
902/*
903 * Change virtual addresses to physical addresses and vv.
904 * These are pretty trivial
905 */
906#ifndef virt_to_phys
907#define virt_to_phys virt_to_phys
908static inline unsigned long virt_to_phys(volatile void *address)
909{
910 return __pa((unsigned long)address);
911}
912#endif
913
914#ifndef phys_to_virt
915#define phys_to_virt phys_to_virt
916static inline void *phys_to_virt(unsigned long address)
917{
918 return __va(address);
919}
920#endif
921
922/**
923 * DOC: ioremap() and ioremap_*() variants
924 *
925 * If you have an IOMMU your architecture is expected to have both ioremap()
926 * and iounmap() implemented otherwise the asm-generic helpers will provide a
927 * direct mapping.
928 *
929 * There are ioremap_*() call variants, if you have no IOMMU we naturally will
930 * default to direct mapping for all of them, you can override these defaults.
931 * If you have an IOMMU you are highly encouraged to provide your own
932 * ioremap variant implementation as there currently is no safe architecture
933 * agnostic default. To avoid possible improper behaviour default asm-generic
934 * ioremap_*() variants all return NULL when an IOMMU is available. If you've
935 * defined your own ioremap_*() variant you must then declare your own
936 * ioremap_*() variant as defined to itself to avoid the default NULL return.
937 */
938
939#ifdef CONFIG_MMU
940
941#ifndef ioremap_uc
942#define ioremap_uc ioremap_uc
943static inline void __iomem *ioremap_uc(phys_addr_t offset, size_t size)
944{
945 return NULL;
946}
947#endif
948
949#else /* !CONFIG_MMU */
950
951/*
952 * Change "struct page" to physical address.
953 *
954 * This implementation is for the no-MMU case only... if you have an MMU
955 * you'll need to provide your own definitions.
956 */
957
958#ifndef ioremap
959#define ioremap ioremap
960static inline void __iomem *ioremap(phys_addr_t offset, size_t size)
961{
962 return (void __iomem *)(unsigned long)offset;
963}
964#endif
965
966#ifndef iounmap
967#define iounmap iounmap
968
969static inline void iounmap(void __iomem *addr)
970{
971}
972#endif
973#endif /* CONFIG_MMU */
974#ifndef ioremap_nocache
975void __iomem *ioremap(phys_addr_t phys_addr, size_t size);
976#define ioremap_nocache ioremap_nocache
977static inline void __iomem *ioremap_nocache(phys_addr_t offset, size_t size)
978{
979 return ioremap(offset, size);
980}
981#endif
982
983#ifndef ioremap_uc
984#define ioremap_uc ioremap_uc
985static inline void __iomem *ioremap_uc(phys_addr_t offset, size_t size)
986{
987 return ioremap_nocache(offset, size);
988}
989#endif
990
991#ifndef ioremap_wc
992#define ioremap_wc ioremap_wc
993static inline void __iomem *ioremap_wc(phys_addr_t offset, size_t size)
994{
995 return ioremap_nocache(offset, size);
996}
997#endif
998
999#ifndef ioremap_wt
1000#define ioremap_wt ioremap_wt
1001static inline void __iomem *ioremap_wt(phys_addr_t offset, size_t size)
1002{
1003 return ioremap_nocache(offset, size);
1004}
1005#endif
1006
1007#ifdef CONFIG_HAS_IOPORT_MAP
1008#ifndef CONFIG_GENERIC_IOMAP
1009#ifndef ioport_map
1010#define ioport_map ioport_map
1011static inline void __iomem *ioport_map(unsigned long port, unsigned int nr)
1012{
1013 port &= IO_SPACE_LIMIT;
1014 return (port > MMIO_UPPER_LIMIT) ? NULL : PCI_IOBASE + port;
1015}
1016#endif
1017
1018#ifndef ioport_unmap
1019#define ioport_unmap ioport_unmap
1020static inline void ioport_unmap(void __iomem *p)
1021{
1022}
1023#endif
1024#else /* CONFIG_GENERIC_IOMAP */
1025extern void __iomem *ioport_map(unsigned long port, unsigned int nr);
1026extern void ioport_unmap(void __iomem *p);
1027#endif /* CONFIG_GENERIC_IOMAP */
1028#endif /* CONFIG_HAS_IOPORT_MAP */
1029
1030/*
1031 * Convert a virtual cached pointer to an uncached pointer
1032 */
1033#ifndef xlate_dev_kmem_ptr
1034#define xlate_dev_kmem_ptr xlate_dev_kmem_ptr
1035static inline void *xlate_dev_kmem_ptr(void *addr)
1036{
1037 return addr;
1038}
1039#endif
1040
1041#ifndef xlate_dev_mem_ptr
1042#define xlate_dev_mem_ptr xlate_dev_mem_ptr
1043static inline void *xlate_dev_mem_ptr(phys_addr_t addr)
1044{
1045 return __va(addr);
1046}
1047#endif
1048
1049#ifndef unxlate_dev_mem_ptr
1050#define unxlate_dev_mem_ptr unxlate_dev_mem_ptr
1051static inline void unxlate_dev_mem_ptr(phys_addr_t phys, void *addr)
1052{
1053}
1054#endif
1055
1056#ifdef CONFIG_VIRT_TO_BUS
1057#ifndef virt_to_bus
1058static inline unsigned long virt_to_bus(void *address)
1059{
1060 return (unsigned long)address;
1061}
1062
1063static inline void *bus_to_virt(unsigned long address)
1064{
1065 return (void *)address;
1066}
1067#endif
1068#endif
1069
1070#ifndef memset_io
1071#define memset_io memset_io
1072/**
1073 * memset_io Set a range of I/O memory to a constant value
1074 * @addr: The beginning of the I/O-memory range to set
1075 * @val: The value to set the memory to
1076 * @count: The number of bytes to set
1077 *
1078 * Set a range of I/O memory to a given value.
1079 */
1080static inline void memset_io(volatile void __iomem *addr, int value,
1081 size_t size)
1082{
1083 memset(__io_virt(addr), value, size);
1084}
1085#endif
1086
1087#ifndef memcpy_fromio
1088#define memcpy_fromio memcpy_fromio
1089/**
1090 * memcpy_fromio Copy a block of data from I/O memory
1091 * @dst: The (RAM) destination for the copy
1092 * @src: The (I/O memory) source for the data
1093 * @count: The number of bytes to copy
1094 *
1095 * Copy a block of data from I/O memory.
1096 */
1097static inline void memcpy_fromio(void *buffer,
1098 const volatile void __iomem *addr,
1099 size_t size)
1100{
1101 memcpy(buffer, __io_virt(addr), size);
1102}
1103#endif
1104
1105#ifndef memcpy_toio
1106#define memcpy_toio memcpy_toio
1107/**
1108 * memcpy_toio Copy a block of data into I/O memory
1109 * @dst: The (I/O memory) destination for the copy
1110 * @src: The (RAM) source for the data
1111 * @count: The number of bytes to copy
1112 *
1113 * Copy a block of data to I/O memory.
1114 */
1115static inline void memcpy_toio(volatile void __iomem *addr, const void *buffer,
1116 size_t size)
1117{
1118 memcpy(__io_virt(addr), buffer, size);
1119}
1120#endif
1121
1122#endif /* __KERNEL__ */
1123
1124#endif /* __ASM_GENERIC_IO_H */
1/* SPDX-License-Identifier: GPL-2.0-or-later */
2/* Generic I/O port emulation.
3 *
4 * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.
5 * Written by David Howells (dhowells@redhat.com)
6 */
7#ifndef __ASM_GENERIC_IO_H
8#define __ASM_GENERIC_IO_H
9
10#include <asm/page.h> /* I/O is all done through memory accesses */
11#include <linux/string.h> /* for memset() and memcpy() */
12#include <linux/sizes.h>
13#include <linux/types.h>
14#include <linux/instruction_pointer.h>
15
16#ifdef CONFIG_GENERIC_IOMAP
17#include <asm-generic/iomap.h>
18#endif
19
20#include <asm/mmiowb.h>
21#include <asm-generic/pci_iomap.h>
22
23#ifndef __io_br
24#define __io_br() barrier()
25#endif
26
27/* prevent prefetching of coherent DMA data ahead of a dma-complete */
28#ifndef __io_ar
29#ifdef rmb
30#define __io_ar(v) rmb()
31#else
32#define __io_ar(v) barrier()
33#endif
34#endif
35
36/* flush writes to coherent DMA data before possibly triggering a DMA read */
37#ifndef __io_bw
38#ifdef wmb
39#define __io_bw() wmb()
40#else
41#define __io_bw() barrier()
42#endif
43#endif
44
45/* serialize device access against a spin_unlock, usually handled there. */
46#ifndef __io_aw
47#define __io_aw() mmiowb_set_pending()
48#endif
49
50#ifndef __io_pbw
51#define __io_pbw() __io_bw()
52#endif
53
54#ifndef __io_paw
55#define __io_paw() __io_aw()
56#endif
57
58#ifndef __io_pbr
59#define __io_pbr() __io_br()
60#endif
61
62#ifndef __io_par
63#define __io_par(v) __io_ar(v)
64#endif
65
66/*
67 * "__DISABLE_TRACE_MMIO__" flag can be used to disable MMIO tracing for
68 * specific kernel drivers in case of excessive/unwanted logging.
69 *
70 * Usage: Add a #define flag at the beginning of the driver file.
71 * Ex: #define __DISABLE_TRACE_MMIO__
72 * #include <...>
73 * ...
74 */
75#if IS_ENABLED(CONFIG_TRACE_MMIO_ACCESS) && !(defined(__DISABLE_TRACE_MMIO__))
76#include <linux/tracepoint-defs.h>
77
78DECLARE_TRACEPOINT(rwmmio_write);
79DECLARE_TRACEPOINT(rwmmio_post_write);
80DECLARE_TRACEPOINT(rwmmio_read);
81DECLARE_TRACEPOINT(rwmmio_post_read);
82
83void log_write_mmio(u64 val, u8 width, volatile void __iomem *addr,
84 unsigned long caller_addr, unsigned long caller_addr0);
85void log_post_write_mmio(u64 val, u8 width, volatile void __iomem *addr,
86 unsigned long caller_addr, unsigned long caller_addr0);
87void log_read_mmio(u8 width, const volatile void __iomem *addr,
88 unsigned long caller_addr, unsigned long caller_addr0);
89void log_post_read_mmio(u64 val, u8 width, const volatile void __iomem *addr,
90 unsigned long caller_addr, unsigned long caller_addr0);
91
92#else
93
94static inline void log_write_mmio(u64 val, u8 width, volatile void __iomem *addr,
95 unsigned long caller_addr, unsigned long caller_addr0) {}
96static inline void log_post_write_mmio(u64 val, u8 width, volatile void __iomem *addr,
97 unsigned long caller_addr, unsigned long caller_addr0) {}
98static inline void log_read_mmio(u8 width, const volatile void __iomem *addr,
99 unsigned long caller_addr, unsigned long caller_addr0) {}
100static inline void log_post_read_mmio(u64 val, u8 width, const volatile void __iomem *addr,
101 unsigned long caller_addr, unsigned long caller_addr0) {}
102
103#endif /* CONFIG_TRACE_MMIO_ACCESS */
104
105/*
106 * __raw_{read,write}{b,w,l,q}() access memory in native endianness.
107 *
108 * On some architectures memory mapped IO needs to be accessed differently.
109 * On the simple architectures, we just read/write the memory location
110 * directly.
111 */
112
113#ifndef __raw_readb
114#define __raw_readb __raw_readb
115static inline u8 __raw_readb(const volatile void __iomem *addr)
116{
117 return *(const volatile u8 __force *)addr;
118}
119#endif
120
121#ifndef __raw_readw
122#define __raw_readw __raw_readw
123static inline u16 __raw_readw(const volatile void __iomem *addr)
124{
125 return *(const volatile u16 __force *)addr;
126}
127#endif
128
129#ifndef __raw_readl
130#define __raw_readl __raw_readl
131static inline u32 __raw_readl(const volatile void __iomem *addr)
132{
133 return *(const volatile u32 __force *)addr;
134}
135#endif
136
137#ifdef CONFIG_64BIT
138#ifndef __raw_readq
139#define __raw_readq __raw_readq
140static inline u64 __raw_readq(const volatile void __iomem *addr)
141{
142 return *(const volatile u64 __force *)addr;
143}
144#endif
145#endif /* CONFIG_64BIT */
146
147#ifndef __raw_writeb
148#define __raw_writeb __raw_writeb
149static inline void __raw_writeb(u8 value, volatile void __iomem *addr)
150{
151 *(volatile u8 __force *)addr = value;
152}
153#endif
154
155#ifndef __raw_writew
156#define __raw_writew __raw_writew
157static inline void __raw_writew(u16 value, volatile void __iomem *addr)
158{
159 *(volatile u16 __force *)addr = value;
160}
161#endif
162
163#ifndef __raw_writel
164#define __raw_writel __raw_writel
165static inline void __raw_writel(u32 value, volatile void __iomem *addr)
166{
167 *(volatile u32 __force *)addr = value;
168}
169#endif
170
171#ifdef CONFIG_64BIT
172#ifndef __raw_writeq
173#define __raw_writeq __raw_writeq
174static inline void __raw_writeq(u64 value, volatile void __iomem *addr)
175{
176 *(volatile u64 __force *)addr = value;
177}
178#endif
179#endif /* CONFIG_64BIT */
180
181/*
182 * {read,write}{b,w,l,q}() access little endian memory and return result in
183 * native endianness.
184 */
185
186#ifndef readb
187#define readb readb
188static inline u8 readb(const volatile void __iomem *addr)
189{
190 u8 val;
191
192 log_read_mmio(8, addr, _THIS_IP_, _RET_IP_);
193 __io_br();
194 val = __raw_readb(addr);
195 __io_ar(val);
196 log_post_read_mmio(val, 8, addr, _THIS_IP_, _RET_IP_);
197 return val;
198}
199#endif
200
201#ifndef readw
202#define readw readw
203static inline u16 readw(const volatile void __iomem *addr)
204{
205 u16 val;
206
207 log_read_mmio(16, addr, _THIS_IP_, _RET_IP_);
208 __io_br();
209 val = __le16_to_cpu((__le16 __force)__raw_readw(addr));
210 __io_ar(val);
211 log_post_read_mmio(val, 16, addr, _THIS_IP_, _RET_IP_);
212 return val;
213}
214#endif
215
216#ifndef readl
217#define readl readl
218static inline u32 readl(const volatile void __iomem *addr)
219{
220 u32 val;
221
222 log_read_mmio(32, addr, _THIS_IP_, _RET_IP_);
223 __io_br();
224 val = __le32_to_cpu((__le32 __force)__raw_readl(addr));
225 __io_ar(val);
226 log_post_read_mmio(val, 32, addr, _THIS_IP_, _RET_IP_);
227 return val;
228}
229#endif
230
231#ifdef CONFIG_64BIT
232#ifndef readq
233#define readq readq
234static inline u64 readq(const volatile void __iomem *addr)
235{
236 u64 val;
237
238 log_read_mmio(64, addr, _THIS_IP_, _RET_IP_);
239 __io_br();
240 val = __le64_to_cpu((__le64 __force)__raw_readq(addr));
241 __io_ar(val);
242 log_post_read_mmio(val, 64, addr, _THIS_IP_, _RET_IP_);
243 return val;
244}
245#endif
246#endif /* CONFIG_64BIT */
247
248#ifndef writeb
249#define writeb writeb
250static inline void writeb(u8 value, volatile void __iomem *addr)
251{
252 log_write_mmio(value, 8, addr, _THIS_IP_, _RET_IP_);
253 __io_bw();
254 __raw_writeb(value, addr);
255 __io_aw();
256 log_post_write_mmio(value, 8, addr, _THIS_IP_, _RET_IP_);
257}
258#endif
259
260#ifndef writew
261#define writew writew
262static inline void writew(u16 value, volatile void __iomem *addr)
263{
264 log_write_mmio(value, 16, addr, _THIS_IP_, _RET_IP_);
265 __io_bw();
266 __raw_writew((u16 __force)cpu_to_le16(value), addr);
267 __io_aw();
268 log_post_write_mmio(value, 16, addr, _THIS_IP_, _RET_IP_);
269}
270#endif
271
272#ifndef writel
273#define writel writel
274static inline void writel(u32 value, volatile void __iomem *addr)
275{
276 log_write_mmio(value, 32, addr, _THIS_IP_, _RET_IP_);
277 __io_bw();
278 __raw_writel((u32 __force)__cpu_to_le32(value), addr);
279 __io_aw();
280 log_post_write_mmio(value, 32, addr, _THIS_IP_, _RET_IP_);
281}
282#endif
283
284#ifdef CONFIG_64BIT
285#ifndef writeq
286#define writeq writeq
287static inline void writeq(u64 value, volatile void __iomem *addr)
288{
289 log_write_mmio(value, 64, addr, _THIS_IP_, _RET_IP_);
290 __io_bw();
291 __raw_writeq((u64 __force)__cpu_to_le64(value), addr);
292 __io_aw();
293 log_post_write_mmio(value, 64, addr, _THIS_IP_, _RET_IP_);
294}
295#endif
296#endif /* CONFIG_64BIT */
297
298/*
299 * {read,write}{b,w,l,q}_relaxed() are like the regular version, but
300 * are not guaranteed to provide ordering against spinlocks or memory
301 * accesses.
302 */
303#ifndef readb_relaxed
304#define readb_relaxed readb_relaxed
305static inline u8 readb_relaxed(const volatile void __iomem *addr)
306{
307 u8 val;
308
309 log_read_mmio(8, addr, _THIS_IP_, _RET_IP_);
310 val = __raw_readb(addr);
311 log_post_read_mmio(val, 8, addr, _THIS_IP_, _RET_IP_);
312 return val;
313}
314#endif
315
316#ifndef readw_relaxed
317#define readw_relaxed readw_relaxed
318static inline u16 readw_relaxed(const volatile void __iomem *addr)
319{
320 u16 val;
321
322 log_read_mmio(16, addr, _THIS_IP_, _RET_IP_);
323 val = __le16_to_cpu((__le16 __force)__raw_readw(addr));
324 log_post_read_mmio(val, 16, addr, _THIS_IP_, _RET_IP_);
325 return val;
326}
327#endif
328
329#ifndef readl_relaxed
330#define readl_relaxed readl_relaxed
331static inline u32 readl_relaxed(const volatile void __iomem *addr)
332{
333 u32 val;
334
335 log_read_mmio(32, addr, _THIS_IP_, _RET_IP_);
336 val = __le32_to_cpu((__le32 __force)__raw_readl(addr));
337 log_post_read_mmio(val, 32, addr, _THIS_IP_, _RET_IP_);
338 return val;
339}
340#endif
341
342#if defined(readq) && !defined(readq_relaxed)
343#define readq_relaxed readq_relaxed
344static inline u64 readq_relaxed(const volatile void __iomem *addr)
345{
346 u64 val;
347
348 log_read_mmio(64, addr, _THIS_IP_, _RET_IP_);
349 val = __le64_to_cpu((__le64 __force)__raw_readq(addr));
350 log_post_read_mmio(val, 64, addr, _THIS_IP_, _RET_IP_);
351 return val;
352}
353#endif
354
355#ifndef writeb_relaxed
356#define writeb_relaxed writeb_relaxed
357static inline void writeb_relaxed(u8 value, volatile void __iomem *addr)
358{
359 log_write_mmio(value, 8, addr, _THIS_IP_, _RET_IP_);
360 __raw_writeb(value, addr);
361 log_post_write_mmio(value, 8, addr, _THIS_IP_, _RET_IP_);
362}
363#endif
364
365#ifndef writew_relaxed
366#define writew_relaxed writew_relaxed
367static inline void writew_relaxed(u16 value, volatile void __iomem *addr)
368{
369 log_write_mmio(value, 16, addr, _THIS_IP_, _RET_IP_);
370 __raw_writew((u16 __force)cpu_to_le16(value), addr);
371 log_post_write_mmio(value, 16, addr, _THIS_IP_, _RET_IP_);
372}
373#endif
374
375#ifndef writel_relaxed
376#define writel_relaxed writel_relaxed
377static inline void writel_relaxed(u32 value, volatile void __iomem *addr)
378{
379 log_write_mmio(value, 32, addr, _THIS_IP_, _RET_IP_);
380 __raw_writel((u32 __force)__cpu_to_le32(value), addr);
381 log_post_write_mmio(value, 32, addr, _THIS_IP_, _RET_IP_);
382}
383#endif
384
385#if defined(writeq) && !defined(writeq_relaxed)
386#define writeq_relaxed writeq_relaxed
387static inline void writeq_relaxed(u64 value, volatile void __iomem *addr)
388{
389 log_write_mmio(value, 64, addr, _THIS_IP_, _RET_IP_);
390 __raw_writeq((u64 __force)__cpu_to_le64(value), addr);
391 log_post_write_mmio(value, 64, addr, _THIS_IP_, _RET_IP_);
392}
393#endif
394
395/*
396 * {read,write}s{b,w,l,q}() repeatedly access the same memory address in
397 * native endianness in 8-, 16-, 32- or 64-bit chunks (@count times).
398 */
399#ifndef readsb
400#define readsb readsb
401static inline void readsb(const volatile void __iomem *addr, void *buffer,
402 unsigned int count)
403{
404 if (count) {
405 u8 *buf = buffer;
406
407 do {
408 u8 x = __raw_readb(addr);
409 *buf++ = x;
410 } while (--count);
411 }
412}
413#endif
414
415#ifndef readsw
416#define readsw readsw
417static inline void readsw(const volatile void __iomem *addr, void *buffer,
418 unsigned int count)
419{
420 if (count) {
421 u16 *buf = buffer;
422
423 do {
424 u16 x = __raw_readw(addr);
425 *buf++ = x;
426 } while (--count);
427 }
428}
429#endif
430
431#ifndef readsl
432#define readsl readsl
433static inline void readsl(const volatile void __iomem *addr, void *buffer,
434 unsigned int count)
435{
436 if (count) {
437 u32 *buf = buffer;
438
439 do {
440 u32 x = __raw_readl(addr);
441 *buf++ = x;
442 } while (--count);
443 }
444}
445#endif
446
447#ifdef CONFIG_64BIT
448#ifndef readsq
449#define readsq readsq
450static inline void readsq(const volatile void __iomem *addr, void *buffer,
451 unsigned int count)
452{
453 if (count) {
454 u64 *buf = buffer;
455
456 do {
457 u64 x = __raw_readq(addr);
458 *buf++ = x;
459 } while (--count);
460 }
461}
462#endif
463#endif /* CONFIG_64BIT */
464
465#ifndef writesb
466#define writesb writesb
467static inline void writesb(volatile void __iomem *addr, const void *buffer,
468 unsigned int count)
469{
470 if (count) {
471 const u8 *buf = buffer;
472
473 do {
474 __raw_writeb(*buf++, addr);
475 } while (--count);
476 }
477}
478#endif
479
480#ifndef writesw
481#define writesw writesw
482static inline void writesw(volatile void __iomem *addr, const void *buffer,
483 unsigned int count)
484{
485 if (count) {
486 const u16 *buf = buffer;
487
488 do {
489 __raw_writew(*buf++, addr);
490 } while (--count);
491 }
492}
493#endif
494
495#ifndef writesl
496#define writesl writesl
497static inline void writesl(volatile void __iomem *addr, const void *buffer,
498 unsigned int count)
499{
500 if (count) {
501 const u32 *buf = buffer;
502
503 do {
504 __raw_writel(*buf++, addr);
505 } while (--count);
506 }
507}
508#endif
509
510#ifdef CONFIG_64BIT
511#ifndef writesq
512#define writesq writesq
513static inline void writesq(volatile void __iomem *addr, const void *buffer,
514 unsigned int count)
515{
516 if (count) {
517 const u64 *buf = buffer;
518
519 do {
520 __raw_writeq(*buf++, addr);
521 } while (--count);
522 }
523}
524#endif
525#endif /* CONFIG_64BIT */
526
527#ifndef PCI_IOBASE
528#define PCI_IOBASE ((void __iomem *)0)
529#endif
530
531#ifndef IO_SPACE_LIMIT
532#define IO_SPACE_LIMIT 0xffff
533#endif
534
535/*
536 * {in,out}{b,w,l}() access little endian I/O. {in,out}{b,w,l}_p() can be
537 * implemented on hardware that needs an additional delay for I/O accesses to
538 * take effect.
539 */
540
541#if !defined(inb) && !defined(_inb)
542#define _inb _inb
543#ifdef CONFIG_HAS_IOPORT
544static inline u8 _inb(unsigned long addr)
545{
546 u8 val;
547
548 __io_pbr();
549 val = __raw_readb(PCI_IOBASE + addr);
550 __io_par(val);
551 return val;
552}
553#else
554u8 _inb(unsigned long addr)
555 __compiletime_error("inb()) requires CONFIG_HAS_IOPORT");
556#endif
557#endif
558
559#if !defined(inw) && !defined(_inw)
560#define _inw _inw
561#ifdef CONFIG_HAS_IOPORT
562static inline u16 _inw(unsigned long addr)
563{
564 u16 val;
565
566 __io_pbr();
567 val = __le16_to_cpu((__le16 __force)__raw_readw(PCI_IOBASE + addr));
568 __io_par(val);
569 return val;
570}
571#else
572u16 _inw(unsigned long addr)
573 __compiletime_error("inw() requires CONFIG_HAS_IOPORT");
574#endif
575#endif
576
577#if !defined(inl) && !defined(_inl)
578#define _inl _inl
579#ifdef CONFIG_HAS_IOPORT
580static inline u32 _inl(unsigned long addr)
581{
582 u32 val;
583
584 __io_pbr();
585 val = __le32_to_cpu((__le32 __force)__raw_readl(PCI_IOBASE + addr));
586 __io_par(val);
587 return val;
588}
589#else
590u32 _inl(unsigned long addr)
591 __compiletime_error("inl() requires CONFIG_HAS_IOPORT");
592#endif
593#endif
594
595#if !defined(outb) && !defined(_outb)
596#define _outb _outb
597#ifdef CONFIG_HAS_IOPORT
598static inline void _outb(u8 value, unsigned long addr)
599{
600 __io_pbw();
601 __raw_writeb(value, PCI_IOBASE + addr);
602 __io_paw();
603}
604#else
605void _outb(u8 value, unsigned long addr)
606 __compiletime_error("outb() requires CONFIG_HAS_IOPORT");
607#endif
608#endif
609
610#if !defined(outw) && !defined(_outw)
611#define _outw _outw
612#ifdef CONFIG_HAS_IOPORT
613static inline void _outw(u16 value, unsigned long addr)
614{
615 __io_pbw();
616 __raw_writew((u16 __force)cpu_to_le16(value), PCI_IOBASE + addr);
617 __io_paw();
618}
619#else
620void _outw(u16 value, unsigned long addr)
621 __compiletime_error("outw() requires CONFIG_HAS_IOPORT");
622#endif
623#endif
624
625#if !defined(outl) && !defined(_outl)
626#define _outl _outl
627#ifdef CONFIG_HAS_IOPORT
628static inline void _outl(u32 value, unsigned long addr)
629{
630 __io_pbw();
631 __raw_writel((u32 __force)cpu_to_le32(value), PCI_IOBASE + addr);
632 __io_paw();
633}
634#else
635void _outl(u32 value, unsigned long addr)
636 __compiletime_error("outl() requires CONFIG_HAS_IOPORT");
637#endif
638#endif
639
640#include <linux/logic_pio.h>
641
642#ifndef inb
643#define inb _inb
644#endif
645
646#ifndef inw
647#define inw _inw
648#endif
649
650#ifndef inl
651#define inl _inl
652#endif
653
654#ifndef outb
655#define outb _outb
656#endif
657
658#ifndef outw
659#define outw _outw
660#endif
661
662#ifndef outl
663#define outl _outl
664#endif
665
666#ifndef inb_p
667#define inb_p inb_p
668static inline u8 inb_p(unsigned long addr)
669{
670 return inb(addr);
671}
672#endif
673
674#ifndef inw_p
675#define inw_p inw_p
676static inline u16 inw_p(unsigned long addr)
677{
678 return inw(addr);
679}
680#endif
681
682#ifndef inl_p
683#define inl_p inl_p
684static inline u32 inl_p(unsigned long addr)
685{
686 return inl(addr);
687}
688#endif
689
690#ifndef outb_p
691#define outb_p outb_p
692static inline void outb_p(u8 value, unsigned long addr)
693{
694 outb(value, addr);
695}
696#endif
697
698#ifndef outw_p
699#define outw_p outw_p
700static inline void outw_p(u16 value, unsigned long addr)
701{
702 outw(value, addr);
703}
704#endif
705
706#ifndef outl_p
707#define outl_p outl_p
708static inline void outl_p(u32 value, unsigned long addr)
709{
710 outl(value, addr);
711}
712#endif
713
714/*
715 * {in,out}s{b,w,l}{,_p}() are variants of the above that repeatedly access a
716 * single I/O port multiple times.
717 */
718
719#ifndef insb
720#define insb insb
721#ifdef CONFIG_HAS_IOPORT
722static inline void insb(unsigned long addr, void *buffer, unsigned int count)
723{
724 readsb(PCI_IOBASE + addr, buffer, count);
725}
726#else
727void insb(unsigned long addr, void *buffer, unsigned int count)
728 __compiletime_error("insb() requires HAS_IOPORT");
729#endif
730#endif
731
732#ifndef insw
733#define insw insw
734#ifdef CONFIG_HAS_IOPORT
735static inline void insw(unsigned long addr, void *buffer, unsigned int count)
736{
737 readsw(PCI_IOBASE + addr, buffer, count);
738}
739#else
740void insw(unsigned long addr, void *buffer, unsigned int count)
741 __compiletime_error("insw() requires HAS_IOPORT");
742#endif
743#endif
744
745#ifndef insl
746#define insl insl
747#ifdef CONFIG_HAS_IOPORT
748static inline void insl(unsigned long addr, void *buffer, unsigned int count)
749{
750 readsl(PCI_IOBASE + addr, buffer, count);
751}
752#else
753void insl(unsigned long addr, void *buffer, unsigned int count)
754 __compiletime_error("insl() requires HAS_IOPORT");
755#endif
756#endif
757
758#ifndef outsb
759#define outsb outsb
760#ifdef CONFIG_HAS_IOPORT
761static inline void outsb(unsigned long addr, const void *buffer,
762 unsigned int count)
763{
764 writesb(PCI_IOBASE + addr, buffer, count);
765}
766#else
767void outsb(unsigned long addr, const void *buffer, unsigned int count)
768 __compiletime_error("outsb() requires HAS_IOPORT");
769#endif
770#endif
771
772#ifndef outsw
773#define outsw outsw
774#ifdef CONFIG_HAS_IOPORT
775static inline void outsw(unsigned long addr, const void *buffer,
776 unsigned int count)
777{
778 writesw(PCI_IOBASE + addr, buffer, count);
779}
780#else
781void outsw(unsigned long addr, const void *buffer, unsigned int count)
782 __compiletime_error("outsw() requires HAS_IOPORT");
783#endif
784#endif
785
786#ifndef outsl
787#define outsl outsl
788#ifdef CONFIG_HAS_IOPORT
789static inline void outsl(unsigned long addr, const void *buffer,
790 unsigned int count)
791{
792 writesl(PCI_IOBASE + addr, buffer, count);
793}
794#else
795void outsl(unsigned long addr, const void *buffer, unsigned int count)
796 __compiletime_error("outsl() requires HAS_IOPORT");
797#endif
798#endif
799
800#ifndef insb_p
801#define insb_p insb_p
802static inline void insb_p(unsigned long addr, void *buffer, unsigned int count)
803{
804 insb(addr, buffer, count);
805}
806#endif
807
808#ifndef insw_p
809#define insw_p insw_p
810static inline void insw_p(unsigned long addr, void *buffer, unsigned int count)
811{
812 insw(addr, buffer, count);
813}
814#endif
815
816#ifndef insl_p
817#define insl_p insl_p
818static inline void insl_p(unsigned long addr, void *buffer, unsigned int count)
819{
820 insl(addr, buffer, count);
821}
822#endif
823
824#ifndef outsb_p
825#define outsb_p outsb_p
826static inline void outsb_p(unsigned long addr, const void *buffer,
827 unsigned int count)
828{
829 outsb(addr, buffer, count);
830}
831#endif
832
833#ifndef outsw_p
834#define outsw_p outsw_p
835static inline void outsw_p(unsigned long addr, const void *buffer,
836 unsigned int count)
837{
838 outsw(addr, buffer, count);
839}
840#endif
841
842#ifndef outsl_p
843#define outsl_p outsl_p
844static inline void outsl_p(unsigned long addr, const void *buffer,
845 unsigned int count)
846{
847 outsl(addr, buffer, count);
848}
849#endif
850
851#ifndef CONFIG_GENERIC_IOMAP
852#ifndef ioread8
853#define ioread8 ioread8
854static inline u8 ioread8(const volatile void __iomem *addr)
855{
856 return readb(addr);
857}
858#endif
859
860#ifndef ioread16
861#define ioread16 ioread16
862static inline u16 ioread16(const volatile void __iomem *addr)
863{
864 return readw(addr);
865}
866#endif
867
868#ifndef ioread32
869#define ioread32 ioread32
870static inline u32 ioread32(const volatile void __iomem *addr)
871{
872 return readl(addr);
873}
874#endif
875
876#ifdef CONFIG_64BIT
877#ifndef ioread64
878#define ioread64 ioread64
879static inline u64 ioread64(const volatile void __iomem *addr)
880{
881 return readq(addr);
882}
883#endif
884#endif /* CONFIG_64BIT */
885
886#ifndef iowrite8
887#define iowrite8 iowrite8
888static inline void iowrite8(u8 value, volatile void __iomem *addr)
889{
890 writeb(value, addr);
891}
892#endif
893
894#ifndef iowrite16
895#define iowrite16 iowrite16
896static inline void iowrite16(u16 value, volatile void __iomem *addr)
897{
898 writew(value, addr);
899}
900#endif
901
902#ifndef iowrite32
903#define iowrite32 iowrite32
904static inline void iowrite32(u32 value, volatile void __iomem *addr)
905{
906 writel(value, addr);
907}
908#endif
909
910#ifdef CONFIG_64BIT
911#ifndef iowrite64
912#define iowrite64 iowrite64
913static inline void iowrite64(u64 value, volatile void __iomem *addr)
914{
915 writeq(value, addr);
916}
917#endif
918#endif /* CONFIG_64BIT */
919
920#ifndef ioread16be
921#define ioread16be ioread16be
922static inline u16 ioread16be(const volatile void __iomem *addr)
923{
924 return swab16(readw(addr));
925}
926#endif
927
928#ifndef ioread32be
929#define ioread32be ioread32be
930static inline u32 ioread32be(const volatile void __iomem *addr)
931{
932 return swab32(readl(addr));
933}
934#endif
935
936#ifdef CONFIG_64BIT
937#ifndef ioread64be
938#define ioread64be ioread64be
939static inline u64 ioread64be(const volatile void __iomem *addr)
940{
941 return swab64(readq(addr));
942}
943#endif
944#endif /* CONFIG_64BIT */
945
946#ifndef iowrite16be
947#define iowrite16be iowrite16be
948static inline void iowrite16be(u16 value, void volatile __iomem *addr)
949{
950 writew(swab16(value), addr);
951}
952#endif
953
954#ifndef iowrite32be
955#define iowrite32be iowrite32be
956static inline void iowrite32be(u32 value, volatile void __iomem *addr)
957{
958 writel(swab32(value), addr);
959}
960#endif
961
962#ifdef CONFIG_64BIT
963#ifndef iowrite64be
964#define iowrite64be iowrite64be
965static inline void iowrite64be(u64 value, volatile void __iomem *addr)
966{
967 writeq(swab64(value), addr);
968}
969#endif
970#endif /* CONFIG_64BIT */
971
972#ifndef ioread8_rep
973#define ioread8_rep ioread8_rep
974static inline void ioread8_rep(const volatile void __iomem *addr, void *buffer,
975 unsigned int count)
976{
977 readsb(addr, buffer, count);
978}
979#endif
980
981#ifndef ioread16_rep
982#define ioread16_rep ioread16_rep
983static inline void ioread16_rep(const volatile void __iomem *addr,
984 void *buffer, unsigned int count)
985{
986 readsw(addr, buffer, count);
987}
988#endif
989
990#ifndef ioread32_rep
991#define ioread32_rep ioread32_rep
992static inline void ioread32_rep(const volatile void __iomem *addr,
993 void *buffer, unsigned int count)
994{
995 readsl(addr, buffer, count);
996}
997#endif
998
999#ifdef CONFIG_64BIT
1000#ifndef ioread64_rep
1001#define ioread64_rep ioread64_rep
1002static inline void ioread64_rep(const volatile void __iomem *addr,
1003 void *buffer, unsigned int count)
1004{
1005 readsq(addr, buffer, count);
1006}
1007#endif
1008#endif /* CONFIG_64BIT */
1009
1010#ifndef iowrite8_rep
1011#define iowrite8_rep iowrite8_rep
1012static inline void iowrite8_rep(volatile void __iomem *addr,
1013 const void *buffer,
1014 unsigned int count)
1015{
1016 writesb(addr, buffer, count);
1017}
1018#endif
1019
1020#ifndef iowrite16_rep
1021#define iowrite16_rep iowrite16_rep
1022static inline void iowrite16_rep(volatile void __iomem *addr,
1023 const void *buffer,
1024 unsigned int count)
1025{
1026 writesw(addr, buffer, count);
1027}
1028#endif
1029
1030#ifndef iowrite32_rep
1031#define iowrite32_rep iowrite32_rep
1032static inline void iowrite32_rep(volatile void __iomem *addr,
1033 const void *buffer,
1034 unsigned int count)
1035{
1036 writesl(addr, buffer, count);
1037}
1038#endif
1039
1040#ifdef CONFIG_64BIT
1041#ifndef iowrite64_rep
1042#define iowrite64_rep iowrite64_rep
1043static inline void iowrite64_rep(volatile void __iomem *addr,
1044 const void *buffer,
1045 unsigned int count)
1046{
1047 writesq(addr, buffer, count);
1048}
1049#endif
1050#endif /* CONFIG_64BIT */
1051#endif /* CONFIG_GENERIC_IOMAP */
1052
1053#ifdef __KERNEL__
1054
1055#define __io_virt(x) ((void __force *)(x))
1056
1057/*
1058 * Change virtual addresses to physical addresses and vv.
1059 * These are pretty trivial
1060 */
1061#ifndef virt_to_phys
1062#define virt_to_phys virt_to_phys
1063static inline unsigned long virt_to_phys(volatile void *address)
1064{
1065 return __pa((unsigned long)address);
1066}
1067#endif
1068
1069#ifndef phys_to_virt
1070#define phys_to_virt phys_to_virt
1071static inline void *phys_to_virt(unsigned long address)
1072{
1073 return __va(address);
1074}
1075#endif
1076
1077/**
1078 * DOC: ioremap() and ioremap_*() variants
1079 *
1080 * Architectures with an MMU are expected to provide ioremap() and iounmap()
1081 * themselves or rely on GENERIC_IOREMAP. For NOMMU architectures we provide
1082 * a default nop-op implementation that expect that the physical address used
1083 * for MMIO are already marked as uncached, and can be used as kernel virtual
1084 * addresses.
1085 *
1086 * ioremap_wc() and ioremap_wt() can provide more relaxed caching attributes
1087 * for specific drivers if the architecture choses to implement them. If they
1088 * are not implemented we fall back to plain ioremap. Conversely, ioremap_np()
1089 * can provide stricter non-posted write semantics if the architecture
1090 * implements them.
1091 */
1092#ifndef CONFIG_MMU
1093#ifndef ioremap
1094#define ioremap ioremap
1095static inline void __iomem *ioremap(phys_addr_t offset, size_t size)
1096{
1097 return (void __iomem *)(unsigned long)offset;
1098}
1099#endif
1100
1101#ifndef iounmap
1102#define iounmap iounmap
1103static inline void iounmap(volatile void __iomem *addr)
1104{
1105}
1106#endif
1107#elif defined(CONFIG_GENERIC_IOREMAP)
1108#include <linux/pgtable.h>
1109
1110void __iomem *generic_ioremap_prot(phys_addr_t phys_addr, size_t size,
1111 pgprot_t prot);
1112
1113void __iomem *ioremap_prot(phys_addr_t phys_addr, size_t size,
1114 unsigned long prot);
1115void iounmap(volatile void __iomem *addr);
1116void generic_iounmap(volatile void __iomem *addr);
1117
1118#ifndef ioremap
1119#define ioremap ioremap
1120static inline void __iomem *ioremap(phys_addr_t addr, size_t size)
1121{
1122 /* _PAGE_IOREMAP needs to be supplied by the architecture */
1123 return ioremap_prot(addr, size, _PAGE_IOREMAP);
1124}
1125#endif
1126#endif /* !CONFIG_MMU || CONFIG_GENERIC_IOREMAP */
1127
1128#ifndef ioremap_wc
1129#define ioremap_wc ioremap
1130#endif
1131
1132#ifndef ioremap_wt
1133#define ioremap_wt ioremap
1134#endif
1135
1136/*
1137 * ioremap_uc is special in that we do require an explicit architecture
1138 * implementation. In general you do not want to use this function in a
1139 * driver and use plain ioremap, which is uncached by default. Similarly
1140 * architectures should not implement it unless they have a very good
1141 * reason.
1142 */
1143#ifndef ioremap_uc
1144#define ioremap_uc ioremap_uc
1145static inline void __iomem *ioremap_uc(phys_addr_t offset, size_t size)
1146{
1147 return NULL;
1148}
1149#endif
1150
1151/*
1152 * ioremap_np needs an explicit architecture implementation, as it
1153 * requests stronger semantics than regular ioremap(). Portable drivers
1154 * should instead use one of the higher-level abstractions, like
1155 * devm_ioremap_resource(), to choose the correct variant for any given
1156 * device and bus. Portable drivers with a good reason to want non-posted
1157 * write semantics should always provide an ioremap() fallback in case
1158 * ioremap_np() is not available.
1159 */
1160#ifndef ioremap_np
1161#define ioremap_np ioremap_np
1162static inline void __iomem *ioremap_np(phys_addr_t offset, size_t size)
1163{
1164 return NULL;
1165}
1166#endif
1167
1168#ifdef CONFIG_HAS_IOPORT_MAP
1169#ifndef CONFIG_GENERIC_IOMAP
1170#ifndef ioport_map
1171#define ioport_map ioport_map
1172static inline void __iomem *ioport_map(unsigned long port, unsigned int nr)
1173{
1174 port &= IO_SPACE_LIMIT;
1175 return (port > MMIO_UPPER_LIMIT) ? NULL : PCI_IOBASE + port;
1176}
1177#define ARCH_HAS_GENERIC_IOPORT_MAP
1178#endif
1179
1180#ifndef ioport_unmap
1181#define ioport_unmap ioport_unmap
1182static inline void ioport_unmap(void __iomem *p)
1183{
1184}
1185#endif
1186#else /* CONFIG_GENERIC_IOMAP */
1187extern void __iomem *ioport_map(unsigned long port, unsigned int nr);
1188extern void ioport_unmap(void __iomem *p);
1189#endif /* CONFIG_GENERIC_IOMAP */
1190#endif /* CONFIG_HAS_IOPORT_MAP */
1191
1192#ifndef CONFIG_GENERIC_IOMAP
1193#ifndef pci_iounmap
1194#define ARCH_WANTS_GENERIC_PCI_IOUNMAP
1195#endif
1196#endif
1197
1198#ifndef xlate_dev_mem_ptr
1199#define xlate_dev_mem_ptr xlate_dev_mem_ptr
1200static inline void *xlate_dev_mem_ptr(phys_addr_t addr)
1201{
1202 return __va(addr);
1203}
1204#endif
1205
1206#ifndef unxlate_dev_mem_ptr
1207#define unxlate_dev_mem_ptr unxlate_dev_mem_ptr
1208static inline void unxlate_dev_mem_ptr(phys_addr_t phys, void *addr)
1209{
1210}
1211#endif
1212
1213#ifndef memset_io
1214/**
1215 * memset_io Set a range of I/O memory to a constant value
1216 * @addr: The beginning of the I/O-memory range to set
1217 * @val: The value to set the memory to
1218 * @count: The number of bytes to set
1219 *
1220 * Set a range of I/O memory to a given value.
1221 */
1222void memset_io(volatile void __iomem *addr, int val, size_t count);
1223#endif
1224
1225#ifndef memcpy_fromio
1226/**
1227 * memcpy_fromio Copy a block of data from I/O memory
1228 * @dst: The (RAM) destination for the copy
1229 * @src: The (I/O memory) source for the data
1230 * @count: The number of bytes to copy
1231 *
1232 * Copy a block of data from I/O memory.
1233 */
1234void memcpy_fromio(void *dst, const volatile void __iomem *src, size_t count);
1235#endif
1236
1237#ifndef memcpy_toio
1238/**
1239 * memcpy_toio Copy a block of data into I/O memory
1240 * @dst: The (I/O memory) destination for the copy
1241 * @src: The (RAM) source for the data
1242 * @count: The number of bytes to copy
1243 *
1244 * Copy a block of data to I/O memory.
1245 */
1246void memcpy_toio(volatile void __iomem *dst, const void *src, size_t count);
1247#endif
1248
1249extern int devmem_is_allowed(unsigned long pfn);
1250
1251#endif /* __KERNEL__ */
1252
1253#endif /* __ASM_GENERIC_IO_H */