Loading...
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * Copyright (C) 2016 Maxime Ripard
4 *
5 * Maxime Ripard <maxime.ripard@free-electrons.com>
6 */
7
8#include <linux/clk.h>
9#include <linux/component.h>
10#include <linux/iopoll.h>
11#include <linux/module.h>
12#include <linux/of_device.h>
13#include <linux/platform_device.h>
14#include <linux/pm_runtime.h>
15#include <linux/regmap.h>
16#include <linux/reset.h>
17
18#include <drm/drm_atomic_helper.h>
19#include <drm/drm_edid.h>
20#include <drm/drm_encoder.h>
21#include <drm/drm_of.h>
22#include <drm/drm_panel.h>
23#include <drm/drm_print.h>
24#include <drm/drm_probe_helper.h>
25
26#include "sun4i_backend.h"
27#include "sun4i_crtc.h"
28#include "sun4i_drv.h"
29#include "sun4i_hdmi.h"
30
31static inline struct sun4i_hdmi *
32drm_encoder_to_sun4i_hdmi(struct drm_encoder *encoder)
33{
34 return container_of(encoder, struct sun4i_hdmi,
35 encoder);
36}
37
38static inline struct sun4i_hdmi *
39drm_connector_to_sun4i_hdmi(struct drm_connector *connector)
40{
41 return container_of(connector, struct sun4i_hdmi,
42 connector);
43}
44
45static int sun4i_hdmi_setup_avi_infoframes(struct sun4i_hdmi *hdmi,
46 struct drm_display_mode *mode)
47{
48 struct hdmi_avi_infoframe frame;
49 u8 buffer[17];
50 int i, ret;
51
52 ret = drm_hdmi_avi_infoframe_from_display_mode(&frame,
53 &hdmi->connector, mode);
54 if (ret < 0) {
55 DRM_ERROR("Failed to get infoframes from mode\n");
56 return ret;
57 }
58
59 ret = hdmi_avi_infoframe_pack(&frame, buffer, sizeof(buffer));
60 if (ret < 0) {
61 DRM_ERROR("Failed to pack infoframes\n");
62 return ret;
63 }
64
65 for (i = 0; i < sizeof(buffer); i++)
66 writeb(buffer[i], hdmi->base + SUN4I_HDMI_AVI_INFOFRAME_REG(i));
67
68 return 0;
69}
70
71static int sun4i_hdmi_atomic_check(struct drm_encoder *encoder,
72 struct drm_crtc_state *crtc_state,
73 struct drm_connector_state *conn_state)
74{
75 struct drm_display_mode *mode = &crtc_state->mode;
76
77 if (mode->flags & DRM_MODE_FLAG_DBLCLK)
78 return -EINVAL;
79
80 return 0;
81}
82
83static void sun4i_hdmi_disable(struct drm_encoder *encoder)
84{
85 struct sun4i_hdmi *hdmi = drm_encoder_to_sun4i_hdmi(encoder);
86 u32 val;
87
88 DRM_DEBUG_DRIVER("Disabling the HDMI Output\n");
89
90 val = readl(hdmi->base + SUN4I_HDMI_VID_CTRL_REG);
91 val &= ~SUN4I_HDMI_VID_CTRL_ENABLE;
92 writel(val, hdmi->base + SUN4I_HDMI_VID_CTRL_REG);
93
94 clk_disable_unprepare(hdmi->tmds_clk);
95}
96
97static void sun4i_hdmi_enable(struct drm_encoder *encoder)
98{
99 struct drm_display_mode *mode = &encoder->crtc->state->adjusted_mode;
100 struct sun4i_hdmi *hdmi = drm_encoder_to_sun4i_hdmi(encoder);
101 u32 val = 0;
102
103 DRM_DEBUG_DRIVER("Enabling the HDMI Output\n");
104
105 clk_prepare_enable(hdmi->tmds_clk);
106
107 sun4i_hdmi_setup_avi_infoframes(hdmi, mode);
108 val |= SUN4I_HDMI_PKT_CTRL_TYPE(0, SUN4I_HDMI_PKT_AVI);
109 val |= SUN4I_HDMI_PKT_CTRL_TYPE(1, SUN4I_HDMI_PKT_END);
110 writel(val, hdmi->base + SUN4I_HDMI_PKT_CTRL_REG(0));
111
112 val = SUN4I_HDMI_VID_CTRL_ENABLE;
113 if (hdmi->hdmi_monitor)
114 val |= SUN4I_HDMI_VID_CTRL_HDMI_MODE;
115
116 writel(val, hdmi->base + SUN4I_HDMI_VID_CTRL_REG);
117}
118
119static void sun4i_hdmi_mode_set(struct drm_encoder *encoder,
120 struct drm_display_mode *mode,
121 struct drm_display_mode *adjusted_mode)
122{
123 struct sun4i_hdmi *hdmi = drm_encoder_to_sun4i_hdmi(encoder);
124 unsigned int x, y;
125 u32 val;
126
127 clk_set_rate(hdmi->mod_clk, mode->crtc_clock * 1000);
128 clk_set_rate(hdmi->tmds_clk, mode->crtc_clock * 1000);
129
130 /* Set input sync enable */
131 writel(SUN4I_HDMI_UNKNOWN_INPUT_SYNC,
132 hdmi->base + SUN4I_HDMI_UNKNOWN_REG);
133
134 /*
135 * Setup output pad (?) controls
136 *
137 * This is done here instead of at probe/bind time because
138 * the controller seems to toggle some of the bits on its own.
139 *
140 * We can't just initialize the register there, we need to
141 * protect the clock bits that have already been read out and
142 * cached by the clock framework.
143 */
144 val = readl(hdmi->base + SUN4I_HDMI_PAD_CTRL1_REG);
145 val &= SUN4I_HDMI_PAD_CTRL1_HALVE_CLK;
146 val |= hdmi->variant->pad_ctrl1_init_val;
147 writel(val, hdmi->base + SUN4I_HDMI_PAD_CTRL1_REG);
148 val = readl(hdmi->base + SUN4I_HDMI_PAD_CTRL1_REG);
149
150 /* Setup timing registers */
151 writel(SUN4I_HDMI_VID_TIMING_X(mode->hdisplay) |
152 SUN4I_HDMI_VID_TIMING_Y(mode->vdisplay),
153 hdmi->base + SUN4I_HDMI_VID_TIMING_ACT_REG);
154
155 x = mode->htotal - mode->hsync_start;
156 y = mode->vtotal - mode->vsync_start;
157 writel(SUN4I_HDMI_VID_TIMING_X(x) | SUN4I_HDMI_VID_TIMING_Y(y),
158 hdmi->base + SUN4I_HDMI_VID_TIMING_BP_REG);
159
160 x = mode->hsync_start - mode->hdisplay;
161 y = mode->vsync_start - mode->vdisplay;
162 writel(SUN4I_HDMI_VID_TIMING_X(x) | SUN4I_HDMI_VID_TIMING_Y(y),
163 hdmi->base + SUN4I_HDMI_VID_TIMING_FP_REG);
164
165 x = mode->hsync_end - mode->hsync_start;
166 y = mode->vsync_end - mode->vsync_start;
167 writel(SUN4I_HDMI_VID_TIMING_X(x) | SUN4I_HDMI_VID_TIMING_Y(y),
168 hdmi->base + SUN4I_HDMI_VID_TIMING_SPW_REG);
169
170 val = SUN4I_HDMI_VID_TIMING_POL_TX_CLK;
171 if (mode->flags & DRM_MODE_FLAG_PHSYNC)
172 val |= SUN4I_HDMI_VID_TIMING_POL_HSYNC;
173
174 if (mode->flags & DRM_MODE_FLAG_PVSYNC)
175 val |= SUN4I_HDMI_VID_TIMING_POL_VSYNC;
176
177 writel(val, hdmi->base + SUN4I_HDMI_VID_TIMING_POL_REG);
178}
179
180static enum drm_mode_status sun4i_hdmi_mode_valid(struct drm_encoder *encoder,
181 const struct drm_display_mode *mode)
182{
183 struct sun4i_hdmi *hdmi = drm_encoder_to_sun4i_hdmi(encoder);
184 unsigned long rate = mode->clock * 1000;
185 unsigned long diff = rate / 200; /* +-0.5% allowed by HDMI spec */
186 long rounded_rate;
187
188 /* 165 MHz is the typical max pixelclock frequency for HDMI <= 1.2 */
189 if (rate > 165000000)
190 return MODE_CLOCK_HIGH;
191 rounded_rate = clk_round_rate(hdmi->tmds_clk, rate);
192 if (rounded_rate > 0 &&
193 max_t(unsigned long, rounded_rate, rate) -
194 min_t(unsigned long, rounded_rate, rate) < diff)
195 return MODE_OK;
196 return MODE_NOCLOCK;
197}
198
199static const struct drm_encoder_helper_funcs sun4i_hdmi_helper_funcs = {
200 .atomic_check = sun4i_hdmi_atomic_check,
201 .disable = sun4i_hdmi_disable,
202 .enable = sun4i_hdmi_enable,
203 .mode_set = sun4i_hdmi_mode_set,
204 .mode_valid = sun4i_hdmi_mode_valid,
205};
206
207static const struct drm_encoder_funcs sun4i_hdmi_funcs = {
208 .destroy = drm_encoder_cleanup,
209};
210
211static int sun4i_hdmi_get_modes(struct drm_connector *connector)
212{
213 struct sun4i_hdmi *hdmi = drm_connector_to_sun4i_hdmi(connector);
214 struct edid *edid;
215 int ret;
216
217 edid = drm_get_edid(connector, hdmi->ddc_i2c ?: hdmi->i2c);
218 if (!edid)
219 return 0;
220
221 hdmi->hdmi_monitor = drm_detect_hdmi_monitor(edid);
222 DRM_DEBUG_DRIVER("Monitor is %s monitor\n",
223 hdmi->hdmi_monitor ? "an HDMI" : "a DVI");
224
225 drm_connector_update_edid_property(connector, edid);
226 cec_s_phys_addr_from_edid(hdmi->cec_adap, edid);
227 ret = drm_add_edid_modes(connector, edid);
228 kfree(edid);
229
230 return ret;
231}
232
233static struct i2c_adapter *sun4i_hdmi_get_ddc(struct device *dev)
234{
235 struct device_node *phandle, *remote;
236 struct i2c_adapter *ddc;
237
238 remote = of_graph_get_remote_node(dev->of_node, 1, -1);
239 if (!remote)
240 return ERR_PTR(-EINVAL);
241
242 phandle = of_parse_phandle(remote, "ddc-i2c-bus", 0);
243 of_node_put(remote);
244 if (!phandle)
245 return ERR_PTR(-ENODEV);
246
247 ddc = of_get_i2c_adapter_by_node(phandle);
248 of_node_put(phandle);
249 if (!ddc)
250 return ERR_PTR(-EPROBE_DEFER);
251
252 return ddc;
253}
254
255static const struct drm_connector_helper_funcs sun4i_hdmi_connector_helper_funcs = {
256 .get_modes = sun4i_hdmi_get_modes,
257};
258
259static enum drm_connector_status
260sun4i_hdmi_connector_detect(struct drm_connector *connector, bool force)
261{
262 struct sun4i_hdmi *hdmi = drm_connector_to_sun4i_hdmi(connector);
263 unsigned long reg;
264
265 if (readl_poll_timeout(hdmi->base + SUN4I_HDMI_HPD_REG, reg,
266 reg & SUN4I_HDMI_HPD_HIGH,
267 0, 500000)) {
268 cec_phys_addr_invalidate(hdmi->cec_adap);
269 return connector_status_disconnected;
270 }
271
272 return connector_status_connected;
273}
274
275static const struct drm_connector_funcs sun4i_hdmi_connector_funcs = {
276 .detect = sun4i_hdmi_connector_detect,
277 .fill_modes = drm_helper_probe_single_connector_modes,
278 .destroy = drm_connector_cleanup,
279 .reset = drm_atomic_helper_connector_reset,
280 .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
281 .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
282};
283
284#ifdef CONFIG_DRM_SUN4I_HDMI_CEC
285static bool sun4i_hdmi_cec_pin_read(struct cec_adapter *adap)
286{
287 struct sun4i_hdmi *hdmi = cec_get_drvdata(adap);
288
289 return readl(hdmi->base + SUN4I_HDMI_CEC) & SUN4I_HDMI_CEC_RX;
290}
291
292static void sun4i_hdmi_cec_pin_low(struct cec_adapter *adap)
293{
294 struct sun4i_hdmi *hdmi = cec_get_drvdata(adap);
295
296 /* Start driving the CEC pin low */
297 writel(SUN4I_HDMI_CEC_ENABLE, hdmi->base + SUN4I_HDMI_CEC);
298}
299
300static void sun4i_hdmi_cec_pin_high(struct cec_adapter *adap)
301{
302 struct sun4i_hdmi *hdmi = cec_get_drvdata(adap);
303
304 /*
305 * Stop driving the CEC pin, the pull up will take over
306 * unless another CEC device is driving the pin low.
307 */
308 writel(0, hdmi->base + SUN4I_HDMI_CEC);
309}
310
311static const struct cec_pin_ops sun4i_hdmi_cec_pin_ops = {
312 .read = sun4i_hdmi_cec_pin_read,
313 .low = sun4i_hdmi_cec_pin_low,
314 .high = sun4i_hdmi_cec_pin_high,
315};
316#endif
317
318#define SUN4I_HDMI_PAD_CTRL1_MASK (GENMASK(24, 7) | GENMASK(5, 0))
319#define SUN4I_HDMI_PLL_CTRL_MASK (GENMASK(31, 8) | GENMASK(3, 0))
320
321/* Only difference from sun5i is AMP is 4 instead of 6 */
322static const struct sun4i_hdmi_variant sun4i_variant = {
323 .pad_ctrl0_init_val = SUN4I_HDMI_PAD_CTRL0_TXEN |
324 SUN4I_HDMI_PAD_CTRL0_CKEN |
325 SUN4I_HDMI_PAD_CTRL0_PWENG |
326 SUN4I_HDMI_PAD_CTRL0_PWEND |
327 SUN4I_HDMI_PAD_CTRL0_PWENC |
328 SUN4I_HDMI_PAD_CTRL0_LDODEN |
329 SUN4I_HDMI_PAD_CTRL0_LDOCEN |
330 SUN4I_HDMI_PAD_CTRL0_BIASEN,
331 .pad_ctrl1_init_val = SUN4I_HDMI_PAD_CTRL1_REG_AMP(4) |
332 SUN4I_HDMI_PAD_CTRL1_REG_EMP(2) |
333 SUN4I_HDMI_PAD_CTRL1_REG_DENCK |
334 SUN4I_HDMI_PAD_CTRL1_REG_DEN |
335 SUN4I_HDMI_PAD_CTRL1_EMPCK_OPT |
336 SUN4I_HDMI_PAD_CTRL1_EMP_OPT |
337 SUN4I_HDMI_PAD_CTRL1_AMPCK_OPT |
338 SUN4I_HDMI_PAD_CTRL1_AMP_OPT,
339 .pll_ctrl_init_val = SUN4I_HDMI_PLL_CTRL_VCO_S(8) |
340 SUN4I_HDMI_PLL_CTRL_CS(7) |
341 SUN4I_HDMI_PLL_CTRL_CP_S(15) |
342 SUN4I_HDMI_PLL_CTRL_S(7) |
343 SUN4I_HDMI_PLL_CTRL_VCO_GAIN(4) |
344 SUN4I_HDMI_PLL_CTRL_SDIV2 |
345 SUN4I_HDMI_PLL_CTRL_LDO2_EN |
346 SUN4I_HDMI_PLL_CTRL_LDO1_EN |
347 SUN4I_HDMI_PLL_CTRL_HV_IS_33 |
348 SUN4I_HDMI_PLL_CTRL_BWS |
349 SUN4I_HDMI_PLL_CTRL_PLL_EN,
350
351 .ddc_clk_reg = REG_FIELD(SUN4I_HDMI_DDC_CLK_REG, 0, 6),
352 .ddc_clk_pre_divider = 2,
353 .ddc_clk_m_offset = 1,
354
355 .field_ddc_en = REG_FIELD(SUN4I_HDMI_DDC_CTRL_REG, 31, 31),
356 .field_ddc_start = REG_FIELD(SUN4I_HDMI_DDC_CTRL_REG, 30, 30),
357 .field_ddc_reset = REG_FIELD(SUN4I_HDMI_DDC_CTRL_REG, 0, 0),
358 .field_ddc_addr_reg = REG_FIELD(SUN4I_HDMI_DDC_ADDR_REG, 0, 31),
359 .field_ddc_slave_addr = REG_FIELD(SUN4I_HDMI_DDC_ADDR_REG, 0, 6),
360 .field_ddc_int_status = REG_FIELD(SUN4I_HDMI_DDC_INT_STATUS_REG, 0, 8),
361 .field_ddc_fifo_clear = REG_FIELD(SUN4I_HDMI_DDC_FIFO_CTRL_REG, 31, 31),
362 .field_ddc_fifo_rx_thres = REG_FIELD(SUN4I_HDMI_DDC_FIFO_CTRL_REG, 4, 7),
363 .field_ddc_fifo_tx_thres = REG_FIELD(SUN4I_HDMI_DDC_FIFO_CTRL_REG, 0, 3),
364 .field_ddc_byte_count = REG_FIELD(SUN4I_HDMI_DDC_BYTE_COUNT_REG, 0, 9),
365 .field_ddc_cmd = REG_FIELD(SUN4I_HDMI_DDC_CMD_REG, 0, 2),
366 .field_ddc_sda_en = REG_FIELD(SUN4I_HDMI_DDC_LINE_CTRL_REG, 9, 9),
367 .field_ddc_sck_en = REG_FIELD(SUN4I_HDMI_DDC_LINE_CTRL_REG, 8, 8),
368
369 .ddc_fifo_reg = SUN4I_HDMI_DDC_FIFO_DATA_REG,
370 .ddc_fifo_has_dir = true,
371};
372
373static const struct sun4i_hdmi_variant sun5i_variant = {
374 .pad_ctrl0_init_val = SUN4I_HDMI_PAD_CTRL0_TXEN |
375 SUN4I_HDMI_PAD_CTRL0_CKEN |
376 SUN4I_HDMI_PAD_CTRL0_PWENG |
377 SUN4I_HDMI_PAD_CTRL0_PWEND |
378 SUN4I_HDMI_PAD_CTRL0_PWENC |
379 SUN4I_HDMI_PAD_CTRL0_LDODEN |
380 SUN4I_HDMI_PAD_CTRL0_LDOCEN |
381 SUN4I_HDMI_PAD_CTRL0_BIASEN,
382 .pad_ctrl1_init_val = SUN4I_HDMI_PAD_CTRL1_REG_AMP(6) |
383 SUN4I_HDMI_PAD_CTRL1_REG_EMP(2) |
384 SUN4I_HDMI_PAD_CTRL1_REG_DENCK |
385 SUN4I_HDMI_PAD_CTRL1_REG_DEN |
386 SUN4I_HDMI_PAD_CTRL1_EMPCK_OPT |
387 SUN4I_HDMI_PAD_CTRL1_EMP_OPT |
388 SUN4I_HDMI_PAD_CTRL1_AMPCK_OPT |
389 SUN4I_HDMI_PAD_CTRL1_AMP_OPT,
390 .pll_ctrl_init_val = SUN4I_HDMI_PLL_CTRL_VCO_S(8) |
391 SUN4I_HDMI_PLL_CTRL_CS(7) |
392 SUN4I_HDMI_PLL_CTRL_CP_S(15) |
393 SUN4I_HDMI_PLL_CTRL_S(7) |
394 SUN4I_HDMI_PLL_CTRL_VCO_GAIN(4) |
395 SUN4I_HDMI_PLL_CTRL_SDIV2 |
396 SUN4I_HDMI_PLL_CTRL_LDO2_EN |
397 SUN4I_HDMI_PLL_CTRL_LDO1_EN |
398 SUN4I_HDMI_PLL_CTRL_HV_IS_33 |
399 SUN4I_HDMI_PLL_CTRL_BWS |
400 SUN4I_HDMI_PLL_CTRL_PLL_EN,
401
402 .ddc_clk_reg = REG_FIELD(SUN4I_HDMI_DDC_CLK_REG, 0, 6),
403 .ddc_clk_pre_divider = 2,
404 .ddc_clk_m_offset = 1,
405
406 .field_ddc_en = REG_FIELD(SUN4I_HDMI_DDC_CTRL_REG, 31, 31),
407 .field_ddc_start = REG_FIELD(SUN4I_HDMI_DDC_CTRL_REG, 30, 30),
408 .field_ddc_reset = REG_FIELD(SUN4I_HDMI_DDC_CTRL_REG, 0, 0),
409 .field_ddc_addr_reg = REG_FIELD(SUN4I_HDMI_DDC_ADDR_REG, 0, 31),
410 .field_ddc_slave_addr = REG_FIELD(SUN4I_HDMI_DDC_ADDR_REG, 0, 6),
411 .field_ddc_int_status = REG_FIELD(SUN4I_HDMI_DDC_INT_STATUS_REG, 0, 8),
412 .field_ddc_fifo_clear = REG_FIELD(SUN4I_HDMI_DDC_FIFO_CTRL_REG, 31, 31),
413 .field_ddc_fifo_rx_thres = REG_FIELD(SUN4I_HDMI_DDC_FIFO_CTRL_REG, 4, 7),
414 .field_ddc_fifo_tx_thres = REG_FIELD(SUN4I_HDMI_DDC_FIFO_CTRL_REG, 0, 3),
415 .field_ddc_byte_count = REG_FIELD(SUN4I_HDMI_DDC_BYTE_COUNT_REG, 0, 9),
416 .field_ddc_cmd = REG_FIELD(SUN4I_HDMI_DDC_CMD_REG, 0, 2),
417 .field_ddc_sda_en = REG_FIELD(SUN4I_HDMI_DDC_LINE_CTRL_REG, 9, 9),
418 .field_ddc_sck_en = REG_FIELD(SUN4I_HDMI_DDC_LINE_CTRL_REG, 8, 8),
419
420 .ddc_fifo_reg = SUN4I_HDMI_DDC_FIFO_DATA_REG,
421 .ddc_fifo_has_dir = true,
422};
423
424static const struct sun4i_hdmi_variant sun6i_variant = {
425 .has_ddc_parent_clk = true,
426 .has_reset_control = true,
427 .pad_ctrl0_init_val = 0xff |
428 SUN4I_HDMI_PAD_CTRL0_TXEN |
429 SUN4I_HDMI_PAD_CTRL0_CKEN |
430 SUN4I_HDMI_PAD_CTRL0_PWENG |
431 SUN4I_HDMI_PAD_CTRL0_PWEND |
432 SUN4I_HDMI_PAD_CTRL0_PWENC |
433 SUN4I_HDMI_PAD_CTRL0_LDODEN |
434 SUN4I_HDMI_PAD_CTRL0_LDOCEN,
435 .pad_ctrl1_init_val = SUN4I_HDMI_PAD_CTRL1_REG_AMP(6) |
436 SUN4I_HDMI_PAD_CTRL1_REG_EMP(4) |
437 SUN4I_HDMI_PAD_CTRL1_REG_DENCK |
438 SUN4I_HDMI_PAD_CTRL1_REG_DEN |
439 SUN4I_HDMI_PAD_CTRL1_EMPCK_OPT |
440 SUN4I_HDMI_PAD_CTRL1_EMP_OPT |
441 SUN4I_HDMI_PAD_CTRL1_PWSDT |
442 SUN4I_HDMI_PAD_CTRL1_PWSCK |
443 SUN4I_HDMI_PAD_CTRL1_AMPCK_OPT |
444 SUN4I_HDMI_PAD_CTRL1_AMP_OPT |
445 SUN4I_HDMI_PAD_CTRL1_UNKNOWN,
446 .pll_ctrl_init_val = SUN4I_HDMI_PLL_CTRL_VCO_S(8) |
447 SUN4I_HDMI_PLL_CTRL_CS(3) |
448 SUN4I_HDMI_PLL_CTRL_CP_S(10) |
449 SUN4I_HDMI_PLL_CTRL_S(4) |
450 SUN4I_HDMI_PLL_CTRL_VCO_GAIN(4) |
451 SUN4I_HDMI_PLL_CTRL_SDIV2 |
452 SUN4I_HDMI_PLL_CTRL_LDO2_EN |
453 SUN4I_HDMI_PLL_CTRL_LDO1_EN |
454 SUN4I_HDMI_PLL_CTRL_HV_IS_33 |
455 SUN4I_HDMI_PLL_CTRL_PLL_EN,
456
457 .ddc_clk_reg = REG_FIELD(SUN6I_HDMI_DDC_CLK_REG, 0, 6),
458 .ddc_clk_pre_divider = 1,
459 .ddc_clk_m_offset = 2,
460
461 .tmds_clk_div_offset = 1,
462
463 .field_ddc_en = REG_FIELD(SUN6I_HDMI_DDC_CTRL_REG, 0, 0),
464 .field_ddc_start = REG_FIELD(SUN6I_HDMI_DDC_CTRL_REG, 27, 27),
465 .field_ddc_reset = REG_FIELD(SUN6I_HDMI_DDC_CTRL_REG, 31, 31),
466 .field_ddc_addr_reg = REG_FIELD(SUN6I_HDMI_DDC_ADDR_REG, 1, 31),
467 .field_ddc_slave_addr = REG_FIELD(SUN6I_HDMI_DDC_ADDR_REG, 1, 7),
468 .field_ddc_int_status = REG_FIELD(SUN6I_HDMI_DDC_INT_STATUS_REG, 0, 8),
469 .field_ddc_fifo_clear = REG_FIELD(SUN6I_HDMI_DDC_FIFO_CTRL_REG, 18, 18),
470 .field_ddc_fifo_rx_thres = REG_FIELD(SUN6I_HDMI_DDC_FIFO_CTRL_REG, 4, 7),
471 .field_ddc_fifo_tx_thres = REG_FIELD(SUN6I_HDMI_DDC_FIFO_CTRL_REG, 0, 3),
472 .field_ddc_byte_count = REG_FIELD(SUN6I_HDMI_DDC_CMD_REG, 16, 25),
473 .field_ddc_cmd = REG_FIELD(SUN6I_HDMI_DDC_CMD_REG, 0, 2),
474 .field_ddc_sda_en = REG_FIELD(SUN6I_HDMI_DDC_CTRL_REG, 6, 6),
475 .field_ddc_sck_en = REG_FIELD(SUN6I_HDMI_DDC_CTRL_REG, 4, 4),
476
477 .ddc_fifo_reg = SUN6I_HDMI_DDC_FIFO_DATA_REG,
478 .ddc_fifo_thres_incl = true,
479};
480
481static const struct regmap_config sun4i_hdmi_regmap_config = {
482 .reg_bits = 32,
483 .val_bits = 32,
484 .reg_stride = 4,
485 .max_register = 0x580,
486};
487
488static int sun4i_hdmi_bind(struct device *dev, struct device *master,
489 void *data)
490{
491 struct platform_device *pdev = to_platform_device(dev);
492 struct drm_device *drm = data;
493 struct sun4i_drv *drv = drm->dev_private;
494 struct sun4i_hdmi *hdmi;
495 struct resource *res;
496 u32 reg;
497 int ret;
498
499 hdmi = devm_kzalloc(dev, sizeof(*hdmi), GFP_KERNEL);
500 if (!hdmi)
501 return -ENOMEM;
502 dev_set_drvdata(dev, hdmi);
503 hdmi->dev = dev;
504 hdmi->drv = drv;
505
506 hdmi->variant = of_device_get_match_data(dev);
507 if (!hdmi->variant)
508 return -EINVAL;
509
510 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
511 hdmi->base = devm_ioremap_resource(dev, res);
512 if (IS_ERR(hdmi->base)) {
513 dev_err(dev, "Couldn't map the HDMI encoder registers\n");
514 return PTR_ERR(hdmi->base);
515 }
516
517 if (hdmi->variant->has_reset_control) {
518 hdmi->reset = devm_reset_control_get(dev, NULL);
519 if (IS_ERR(hdmi->reset)) {
520 dev_err(dev, "Couldn't get the HDMI reset control\n");
521 return PTR_ERR(hdmi->reset);
522 }
523
524 ret = reset_control_deassert(hdmi->reset);
525 if (ret) {
526 dev_err(dev, "Couldn't deassert HDMI reset\n");
527 return ret;
528 }
529 }
530
531 hdmi->bus_clk = devm_clk_get(dev, "ahb");
532 if (IS_ERR(hdmi->bus_clk)) {
533 dev_err(dev, "Couldn't get the HDMI bus clock\n");
534 ret = PTR_ERR(hdmi->bus_clk);
535 goto err_assert_reset;
536 }
537 clk_prepare_enable(hdmi->bus_clk);
538
539 hdmi->mod_clk = devm_clk_get(dev, "mod");
540 if (IS_ERR(hdmi->mod_clk)) {
541 dev_err(dev, "Couldn't get the HDMI mod clock\n");
542 ret = PTR_ERR(hdmi->mod_clk);
543 goto err_disable_bus_clk;
544 }
545 clk_prepare_enable(hdmi->mod_clk);
546
547 hdmi->pll0_clk = devm_clk_get(dev, "pll-0");
548 if (IS_ERR(hdmi->pll0_clk)) {
549 dev_err(dev, "Couldn't get the HDMI PLL 0 clock\n");
550 ret = PTR_ERR(hdmi->pll0_clk);
551 goto err_disable_mod_clk;
552 }
553
554 hdmi->pll1_clk = devm_clk_get(dev, "pll-1");
555 if (IS_ERR(hdmi->pll1_clk)) {
556 dev_err(dev, "Couldn't get the HDMI PLL 1 clock\n");
557 ret = PTR_ERR(hdmi->pll1_clk);
558 goto err_disable_mod_clk;
559 }
560
561 hdmi->regmap = devm_regmap_init_mmio(dev, hdmi->base,
562 &sun4i_hdmi_regmap_config);
563 if (IS_ERR(hdmi->regmap)) {
564 dev_err(dev, "Couldn't create HDMI encoder regmap\n");
565 ret = PTR_ERR(hdmi->regmap);
566 goto err_disable_mod_clk;
567 }
568
569 ret = sun4i_tmds_create(hdmi);
570 if (ret) {
571 dev_err(dev, "Couldn't create the TMDS clock\n");
572 goto err_disable_mod_clk;
573 }
574
575 if (hdmi->variant->has_ddc_parent_clk) {
576 hdmi->ddc_parent_clk = devm_clk_get(dev, "ddc");
577 if (IS_ERR(hdmi->ddc_parent_clk)) {
578 dev_err(dev, "Couldn't get the HDMI DDC clock\n");
579 ret = PTR_ERR(hdmi->ddc_parent_clk);
580 goto err_disable_mod_clk;
581 }
582 } else {
583 hdmi->ddc_parent_clk = hdmi->tmds_clk;
584 }
585
586 writel(SUN4I_HDMI_CTRL_ENABLE, hdmi->base + SUN4I_HDMI_CTRL_REG);
587
588 writel(hdmi->variant->pad_ctrl0_init_val,
589 hdmi->base + SUN4I_HDMI_PAD_CTRL0_REG);
590
591 reg = readl(hdmi->base + SUN4I_HDMI_PLL_CTRL_REG);
592 reg &= SUN4I_HDMI_PLL_CTRL_DIV_MASK;
593 reg |= hdmi->variant->pll_ctrl_init_val;
594 writel(reg, hdmi->base + SUN4I_HDMI_PLL_CTRL_REG);
595
596 ret = sun4i_hdmi_i2c_create(dev, hdmi);
597 if (ret) {
598 dev_err(dev, "Couldn't create the HDMI I2C adapter\n");
599 goto err_disable_mod_clk;
600 }
601
602 hdmi->ddc_i2c = sun4i_hdmi_get_ddc(dev);
603 if (IS_ERR(hdmi->ddc_i2c)) {
604 ret = PTR_ERR(hdmi->ddc_i2c);
605 if (ret == -ENODEV)
606 hdmi->ddc_i2c = NULL;
607 else
608 goto err_del_i2c_adapter;
609 }
610
611 drm_encoder_helper_add(&hdmi->encoder,
612 &sun4i_hdmi_helper_funcs);
613 ret = drm_encoder_init(drm,
614 &hdmi->encoder,
615 &sun4i_hdmi_funcs,
616 DRM_MODE_ENCODER_TMDS,
617 NULL);
618 if (ret) {
619 dev_err(dev, "Couldn't initialise the HDMI encoder\n");
620 goto err_put_ddc_i2c;
621 }
622
623 hdmi->encoder.possible_crtcs = drm_of_find_possible_crtcs(drm,
624 dev->of_node);
625 if (!hdmi->encoder.possible_crtcs) {
626 ret = -EPROBE_DEFER;
627 goto err_put_ddc_i2c;
628 }
629
630#ifdef CONFIG_DRM_SUN4I_HDMI_CEC
631 hdmi->cec_adap = cec_pin_allocate_adapter(&sun4i_hdmi_cec_pin_ops,
632 hdmi, "sun4i", CEC_CAP_TRANSMIT | CEC_CAP_LOG_ADDRS |
633 CEC_CAP_PASSTHROUGH | CEC_CAP_RC);
634 ret = PTR_ERR_OR_ZERO(hdmi->cec_adap);
635 if (ret < 0)
636 goto err_cleanup_connector;
637 writel(readl(hdmi->base + SUN4I_HDMI_CEC) & ~SUN4I_HDMI_CEC_TX,
638 hdmi->base + SUN4I_HDMI_CEC);
639#endif
640
641 drm_connector_helper_add(&hdmi->connector,
642 &sun4i_hdmi_connector_helper_funcs);
643 ret = drm_connector_init_with_ddc(drm, &hdmi->connector,
644 &sun4i_hdmi_connector_funcs,
645 DRM_MODE_CONNECTOR_HDMIA,
646 hdmi->ddc_i2c);
647 if (ret) {
648 dev_err(dev,
649 "Couldn't initialise the HDMI connector\n");
650 goto err_cleanup_connector;
651 }
652
653 /* There is no HPD interrupt, so we need to poll the controller */
654 hdmi->connector.polled = DRM_CONNECTOR_POLL_CONNECT |
655 DRM_CONNECTOR_POLL_DISCONNECT;
656
657 ret = cec_register_adapter(hdmi->cec_adap, dev);
658 if (ret < 0)
659 goto err_cleanup_connector;
660 drm_connector_attach_encoder(&hdmi->connector, &hdmi->encoder);
661
662 return 0;
663
664err_cleanup_connector:
665 cec_delete_adapter(hdmi->cec_adap);
666 drm_encoder_cleanup(&hdmi->encoder);
667err_put_ddc_i2c:
668 i2c_put_adapter(hdmi->ddc_i2c);
669err_del_i2c_adapter:
670 i2c_del_adapter(hdmi->i2c);
671err_disable_mod_clk:
672 clk_disable_unprepare(hdmi->mod_clk);
673err_disable_bus_clk:
674 clk_disable_unprepare(hdmi->bus_clk);
675err_assert_reset:
676 reset_control_assert(hdmi->reset);
677 return ret;
678}
679
680static void sun4i_hdmi_unbind(struct device *dev, struct device *master,
681 void *data)
682{
683 struct sun4i_hdmi *hdmi = dev_get_drvdata(dev);
684
685 cec_unregister_adapter(hdmi->cec_adap);
686 drm_connector_cleanup(&hdmi->connector);
687 drm_encoder_cleanup(&hdmi->encoder);
688 i2c_del_adapter(hdmi->i2c);
689 i2c_put_adapter(hdmi->ddc_i2c);
690 clk_disable_unprepare(hdmi->mod_clk);
691 clk_disable_unprepare(hdmi->bus_clk);
692}
693
694static const struct component_ops sun4i_hdmi_ops = {
695 .bind = sun4i_hdmi_bind,
696 .unbind = sun4i_hdmi_unbind,
697};
698
699static int sun4i_hdmi_probe(struct platform_device *pdev)
700{
701 return component_add(&pdev->dev, &sun4i_hdmi_ops);
702}
703
704static int sun4i_hdmi_remove(struct platform_device *pdev)
705{
706 component_del(&pdev->dev, &sun4i_hdmi_ops);
707
708 return 0;
709}
710
711static const struct of_device_id sun4i_hdmi_of_table[] = {
712 { .compatible = "allwinner,sun4i-a10-hdmi", .data = &sun4i_variant, },
713 { .compatible = "allwinner,sun5i-a10s-hdmi", .data = &sun5i_variant, },
714 { .compatible = "allwinner,sun6i-a31-hdmi", .data = &sun6i_variant, },
715 { }
716};
717MODULE_DEVICE_TABLE(of, sun4i_hdmi_of_table);
718
719static struct platform_driver sun4i_hdmi_driver = {
720 .probe = sun4i_hdmi_probe,
721 .remove = sun4i_hdmi_remove,
722 .driver = {
723 .name = "sun4i-hdmi",
724 .of_match_table = sun4i_hdmi_of_table,
725 },
726};
727module_platform_driver(sun4i_hdmi_driver);
728
729MODULE_AUTHOR("Maxime Ripard <maxime.ripard@free-electrons.com>");
730MODULE_DESCRIPTION("Allwinner A10 HDMI Driver");
731MODULE_LICENSE("GPL");
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * Copyright (C) 2016 Maxime Ripard
4 *
5 * Maxime Ripard <maxime.ripard@free-electrons.com>
6 */
7
8#include <linux/clk.h>
9#include <linux/component.h>
10#include <linux/iopoll.h>
11#include <linux/module.h>
12#include <linux/of_device.h>
13#include <linux/platform_device.h>
14#include <linux/pm_runtime.h>
15#include <linux/regmap.h>
16#include <linux/reset.h>
17
18#include <drm/drm_atomic_helper.h>
19#include <drm/drm_edid.h>
20#include <drm/drm_encoder.h>
21#include <drm/drm_of.h>
22#include <drm/drm_panel.h>
23#include <drm/drm_print.h>
24#include <drm/drm_probe_helper.h>
25#include <drm/drm_simple_kms_helper.h>
26
27#include "sun4i_backend.h"
28#include "sun4i_crtc.h"
29#include "sun4i_drv.h"
30#include "sun4i_hdmi.h"
31
32static inline struct sun4i_hdmi *
33drm_encoder_to_sun4i_hdmi(struct drm_encoder *encoder)
34{
35 return container_of(encoder, struct sun4i_hdmi,
36 encoder);
37}
38
39static inline struct sun4i_hdmi *
40drm_connector_to_sun4i_hdmi(struct drm_connector *connector)
41{
42 return container_of(connector, struct sun4i_hdmi,
43 connector);
44}
45
46static int sun4i_hdmi_setup_avi_infoframes(struct sun4i_hdmi *hdmi,
47 struct drm_display_mode *mode)
48{
49 struct hdmi_avi_infoframe frame;
50 u8 buffer[17];
51 int i, ret;
52
53 ret = drm_hdmi_avi_infoframe_from_display_mode(&frame,
54 &hdmi->connector, mode);
55 if (ret < 0) {
56 DRM_ERROR("Failed to get infoframes from mode\n");
57 return ret;
58 }
59
60 ret = hdmi_avi_infoframe_pack(&frame, buffer, sizeof(buffer));
61 if (ret < 0) {
62 DRM_ERROR("Failed to pack infoframes\n");
63 return ret;
64 }
65
66 for (i = 0; i < sizeof(buffer); i++)
67 writeb(buffer[i], hdmi->base + SUN4I_HDMI_AVI_INFOFRAME_REG(i));
68
69 return 0;
70}
71
72static int sun4i_hdmi_atomic_check(struct drm_encoder *encoder,
73 struct drm_crtc_state *crtc_state,
74 struct drm_connector_state *conn_state)
75{
76 struct drm_display_mode *mode = &crtc_state->mode;
77
78 if (mode->flags & DRM_MODE_FLAG_DBLCLK)
79 return -EINVAL;
80
81 return 0;
82}
83
84static void sun4i_hdmi_disable(struct drm_encoder *encoder)
85{
86 struct sun4i_hdmi *hdmi = drm_encoder_to_sun4i_hdmi(encoder);
87 u32 val;
88
89 DRM_DEBUG_DRIVER("Disabling the HDMI Output\n");
90
91 val = readl(hdmi->base + SUN4I_HDMI_VID_CTRL_REG);
92 val &= ~SUN4I_HDMI_VID_CTRL_ENABLE;
93 writel(val, hdmi->base + SUN4I_HDMI_VID_CTRL_REG);
94
95 clk_disable_unprepare(hdmi->tmds_clk);
96}
97
98static void sun4i_hdmi_enable(struct drm_encoder *encoder)
99{
100 struct drm_display_mode *mode = &encoder->crtc->state->adjusted_mode;
101 struct sun4i_hdmi *hdmi = drm_encoder_to_sun4i_hdmi(encoder);
102 u32 val = 0;
103
104 DRM_DEBUG_DRIVER("Enabling the HDMI Output\n");
105
106 clk_prepare_enable(hdmi->tmds_clk);
107
108 sun4i_hdmi_setup_avi_infoframes(hdmi, mode);
109 val |= SUN4I_HDMI_PKT_CTRL_TYPE(0, SUN4I_HDMI_PKT_AVI);
110 val |= SUN4I_HDMI_PKT_CTRL_TYPE(1, SUN4I_HDMI_PKT_END);
111 writel(val, hdmi->base + SUN4I_HDMI_PKT_CTRL_REG(0));
112
113 val = SUN4I_HDMI_VID_CTRL_ENABLE;
114 if (hdmi->hdmi_monitor)
115 val |= SUN4I_HDMI_VID_CTRL_HDMI_MODE;
116
117 writel(val, hdmi->base + SUN4I_HDMI_VID_CTRL_REG);
118}
119
120static void sun4i_hdmi_mode_set(struct drm_encoder *encoder,
121 struct drm_display_mode *mode,
122 struct drm_display_mode *adjusted_mode)
123{
124 struct sun4i_hdmi *hdmi = drm_encoder_to_sun4i_hdmi(encoder);
125 unsigned int x, y;
126 u32 val;
127
128 clk_set_rate(hdmi->mod_clk, mode->crtc_clock * 1000);
129 clk_set_rate(hdmi->tmds_clk, mode->crtc_clock * 1000);
130
131 /* Set input sync enable */
132 writel(SUN4I_HDMI_UNKNOWN_INPUT_SYNC,
133 hdmi->base + SUN4I_HDMI_UNKNOWN_REG);
134
135 /*
136 * Setup output pad (?) controls
137 *
138 * This is done here instead of at probe/bind time because
139 * the controller seems to toggle some of the bits on its own.
140 *
141 * We can't just initialize the register there, we need to
142 * protect the clock bits that have already been read out and
143 * cached by the clock framework.
144 */
145 val = readl(hdmi->base + SUN4I_HDMI_PAD_CTRL1_REG);
146 val &= SUN4I_HDMI_PAD_CTRL1_HALVE_CLK;
147 val |= hdmi->variant->pad_ctrl1_init_val;
148 writel(val, hdmi->base + SUN4I_HDMI_PAD_CTRL1_REG);
149 val = readl(hdmi->base + SUN4I_HDMI_PAD_CTRL1_REG);
150
151 /* Setup timing registers */
152 writel(SUN4I_HDMI_VID_TIMING_X(mode->hdisplay) |
153 SUN4I_HDMI_VID_TIMING_Y(mode->vdisplay),
154 hdmi->base + SUN4I_HDMI_VID_TIMING_ACT_REG);
155
156 x = mode->htotal - mode->hsync_start;
157 y = mode->vtotal - mode->vsync_start;
158 writel(SUN4I_HDMI_VID_TIMING_X(x) | SUN4I_HDMI_VID_TIMING_Y(y),
159 hdmi->base + SUN4I_HDMI_VID_TIMING_BP_REG);
160
161 x = mode->hsync_start - mode->hdisplay;
162 y = mode->vsync_start - mode->vdisplay;
163 writel(SUN4I_HDMI_VID_TIMING_X(x) | SUN4I_HDMI_VID_TIMING_Y(y),
164 hdmi->base + SUN4I_HDMI_VID_TIMING_FP_REG);
165
166 x = mode->hsync_end - mode->hsync_start;
167 y = mode->vsync_end - mode->vsync_start;
168 writel(SUN4I_HDMI_VID_TIMING_X(x) | SUN4I_HDMI_VID_TIMING_Y(y),
169 hdmi->base + SUN4I_HDMI_VID_TIMING_SPW_REG);
170
171 val = SUN4I_HDMI_VID_TIMING_POL_TX_CLK;
172 if (mode->flags & DRM_MODE_FLAG_PHSYNC)
173 val |= SUN4I_HDMI_VID_TIMING_POL_HSYNC;
174
175 if (mode->flags & DRM_MODE_FLAG_PVSYNC)
176 val |= SUN4I_HDMI_VID_TIMING_POL_VSYNC;
177
178 writel(val, hdmi->base + SUN4I_HDMI_VID_TIMING_POL_REG);
179}
180
181static enum drm_mode_status sun4i_hdmi_mode_valid(struct drm_encoder *encoder,
182 const struct drm_display_mode *mode)
183{
184 struct sun4i_hdmi *hdmi = drm_encoder_to_sun4i_hdmi(encoder);
185 unsigned long rate = mode->clock * 1000;
186 unsigned long diff = rate / 200; /* +-0.5% allowed by HDMI spec */
187 long rounded_rate;
188
189 /* 165 MHz is the typical max pixelclock frequency for HDMI <= 1.2 */
190 if (rate > 165000000)
191 return MODE_CLOCK_HIGH;
192 rounded_rate = clk_round_rate(hdmi->tmds_clk, rate);
193 if (rounded_rate > 0 &&
194 max_t(unsigned long, rounded_rate, rate) -
195 min_t(unsigned long, rounded_rate, rate) < diff)
196 return MODE_OK;
197 return MODE_NOCLOCK;
198}
199
200static const struct drm_encoder_helper_funcs sun4i_hdmi_helper_funcs = {
201 .atomic_check = sun4i_hdmi_atomic_check,
202 .disable = sun4i_hdmi_disable,
203 .enable = sun4i_hdmi_enable,
204 .mode_set = sun4i_hdmi_mode_set,
205 .mode_valid = sun4i_hdmi_mode_valid,
206};
207
208static int sun4i_hdmi_get_modes(struct drm_connector *connector)
209{
210 struct sun4i_hdmi *hdmi = drm_connector_to_sun4i_hdmi(connector);
211 struct edid *edid;
212 int ret;
213
214 edid = drm_get_edid(connector, hdmi->ddc_i2c ?: hdmi->i2c);
215 if (!edid)
216 return 0;
217
218 hdmi->hdmi_monitor = drm_detect_hdmi_monitor(edid);
219 DRM_DEBUG_DRIVER("Monitor is %s monitor\n",
220 hdmi->hdmi_monitor ? "an HDMI" : "a DVI");
221
222 drm_connector_update_edid_property(connector, edid);
223 cec_s_phys_addr_from_edid(hdmi->cec_adap, edid);
224 ret = drm_add_edid_modes(connector, edid);
225 kfree(edid);
226
227 return ret;
228}
229
230static struct i2c_adapter *sun4i_hdmi_get_ddc(struct device *dev)
231{
232 struct device_node *phandle, *remote;
233 struct i2c_adapter *ddc;
234
235 remote = of_graph_get_remote_node(dev->of_node, 1, -1);
236 if (!remote)
237 return ERR_PTR(-EINVAL);
238
239 phandle = of_parse_phandle(remote, "ddc-i2c-bus", 0);
240 of_node_put(remote);
241 if (!phandle)
242 return ERR_PTR(-ENODEV);
243
244 ddc = of_get_i2c_adapter_by_node(phandle);
245 of_node_put(phandle);
246 if (!ddc)
247 return ERR_PTR(-EPROBE_DEFER);
248
249 return ddc;
250}
251
252static const struct drm_connector_helper_funcs sun4i_hdmi_connector_helper_funcs = {
253 .get_modes = sun4i_hdmi_get_modes,
254};
255
256static enum drm_connector_status
257sun4i_hdmi_connector_detect(struct drm_connector *connector, bool force)
258{
259 struct sun4i_hdmi *hdmi = drm_connector_to_sun4i_hdmi(connector);
260 unsigned long reg;
261
262 reg = readl(hdmi->base + SUN4I_HDMI_HPD_REG);
263 if (!(reg & SUN4I_HDMI_HPD_HIGH)) {
264 cec_phys_addr_invalidate(hdmi->cec_adap);
265 return connector_status_disconnected;
266 }
267
268 return connector_status_connected;
269}
270
271static const struct drm_connector_funcs sun4i_hdmi_connector_funcs = {
272 .detect = sun4i_hdmi_connector_detect,
273 .fill_modes = drm_helper_probe_single_connector_modes,
274 .destroy = drm_connector_cleanup,
275 .reset = drm_atomic_helper_connector_reset,
276 .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
277 .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
278};
279
280#ifdef CONFIG_DRM_SUN4I_HDMI_CEC
281static int sun4i_hdmi_cec_pin_read(struct cec_adapter *adap)
282{
283 struct sun4i_hdmi *hdmi = cec_get_drvdata(adap);
284
285 return readl(hdmi->base + SUN4I_HDMI_CEC) & SUN4I_HDMI_CEC_RX;
286}
287
288static void sun4i_hdmi_cec_pin_low(struct cec_adapter *adap)
289{
290 struct sun4i_hdmi *hdmi = cec_get_drvdata(adap);
291
292 /* Start driving the CEC pin low */
293 writel(SUN4I_HDMI_CEC_ENABLE, hdmi->base + SUN4I_HDMI_CEC);
294}
295
296static void sun4i_hdmi_cec_pin_high(struct cec_adapter *adap)
297{
298 struct sun4i_hdmi *hdmi = cec_get_drvdata(adap);
299
300 /*
301 * Stop driving the CEC pin, the pull up will take over
302 * unless another CEC device is driving the pin low.
303 */
304 writel(0, hdmi->base + SUN4I_HDMI_CEC);
305}
306
307static const struct cec_pin_ops sun4i_hdmi_cec_pin_ops = {
308 .read = sun4i_hdmi_cec_pin_read,
309 .low = sun4i_hdmi_cec_pin_low,
310 .high = sun4i_hdmi_cec_pin_high,
311};
312#endif
313
314#define SUN4I_HDMI_PAD_CTRL1_MASK (GENMASK(24, 7) | GENMASK(5, 0))
315#define SUN4I_HDMI_PLL_CTRL_MASK (GENMASK(31, 8) | GENMASK(3, 0))
316
317/* Only difference from sun5i is AMP is 4 instead of 6 */
318static const struct sun4i_hdmi_variant sun4i_variant = {
319 .pad_ctrl0_init_val = SUN4I_HDMI_PAD_CTRL0_TXEN |
320 SUN4I_HDMI_PAD_CTRL0_CKEN |
321 SUN4I_HDMI_PAD_CTRL0_PWENG |
322 SUN4I_HDMI_PAD_CTRL0_PWEND |
323 SUN4I_HDMI_PAD_CTRL0_PWENC |
324 SUN4I_HDMI_PAD_CTRL0_LDODEN |
325 SUN4I_HDMI_PAD_CTRL0_LDOCEN |
326 SUN4I_HDMI_PAD_CTRL0_BIASEN,
327 .pad_ctrl1_init_val = SUN4I_HDMI_PAD_CTRL1_REG_AMP(4) |
328 SUN4I_HDMI_PAD_CTRL1_REG_EMP(2) |
329 SUN4I_HDMI_PAD_CTRL1_REG_DENCK |
330 SUN4I_HDMI_PAD_CTRL1_REG_DEN |
331 SUN4I_HDMI_PAD_CTRL1_EMPCK_OPT |
332 SUN4I_HDMI_PAD_CTRL1_EMP_OPT |
333 SUN4I_HDMI_PAD_CTRL1_AMPCK_OPT |
334 SUN4I_HDMI_PAD_CTRL1_AMP_OPT,
335 .pll_ctrl_init_val = SUN4I_HDMI_PLL_CTRL_VCO_S(8) |
336 SUN4I_HDMI_PLL_CTRL_CS(7) |
337 SUN4I_HDMI_PLL_CTRL_CP_S(15) |
338 SUN4I_HDMI_PLL_CTRL_S(7) |
339 SUN4I_HDMI_PLL_CTRL_VCO_GAIN(4) |
340 SUN4I_HDMI_PLL_CTRL_SDIV2 |
341 SUN4I_HDMI_PLL_CTRL_LDO2_EN |
342 SUN4I_HDMI_PLL_CTRL_LDO1_EN |
343 SUN4I_HDMI_PLL_CTRL_HV_IS_33 |
344 SUN4I_HDMI_PLL_CTRL_BWS |
345 SUN4I_HDMI_PLL_CTRL_PLL_EN,
346
347 .ddc_clk_reg = REG_FIELD(SUN4I_HDMI_DDC_CLK_REG, 0, 6),
348 .ddc_clk_pre_divider = 2,
349 .ddc_clk_m_offset = 1,
350
351 .field_ddc_en = REG_FIELD(SUN4I_HDMI_DDC_CTRL_REG, 31, 31),
352 .field_ddc_start = REG_FIELD(SUN4I_HDMI_DDC_CTRL_REG, 30, 30),
353 .field_ddc_reset = REG_FIELD(SUN4I_HDMI_DDC_CTRL_REG, 0, 0),
354 .field_ddc_addr_reg = REG_FIELD(SUN4I_HDMI_DDC_ADDR_REG, 0, 31),
355 .field_ddc_slave_addr = REG_FIELD(SUN4I_HDMI_DDC_ADDR_REG, 0, 6),
356 .field_ddc_int_status = REG_FIELD(SUN4I_HDMI_DDC_INT_STATUS_REG, 0, 8),
357 .field_ddc_fifo_clear = REG_FIELD(SUN4I_HDMI_DDC_FIFO_CTRL_REG, 31, 31),
358 .field_ddc_fifo_rx_thres = REG_FIELD(SUN4I_HDMI_DDC_FIFO_CTRL_REG, 4, 7),
359 .field_ddc_fifo_tx_thres = REG_FIELD(SUN4I_HDMI_DDC_FIFO_CTRL_REG, 0, 3),
360 .field_ddc_byte_count = REG_FIELD(SUN4I_HDMI_DDC_BYTE_COUNT_REG, 0, 9),
361 .field_ddc_cmd = REG_FIELD(SUN4I_HDMI_DDC_CMD_REG, 0, 2),
362 .field_ddc_sda_en = REG_FIELD(SUN4I_HDMI_DDC_LINE_CTRL_REG, 9, 9),
363 .field_ddc_sck_en = REG_FIELD(SUN4I_HDMI_DDC_LINE_CTRL_REG, 8, 8),
364
365 .ddc_fifo_reg = SUN4I_HDMI_DDC_FIFO_DATA_REG,
366 .ddc_fifo_has_dir = true,
367};
368
369static const struct sun4i_hdmi_variant sun5i_variant = {
370 .pad_ctrl0_init_val = SUN4I_HDMI_PAD_CTRL0_TXEN |
371 SUN4I_HDMI_PAD_CTRL0_CKEN |
372 SUN4I_HDMI_PAD_CTRL0_PWENG |
373 SUN4I_HDMI_PAD_CTRL0_PWEND |
374 SUN4I_HDMI_PAD_CTRL0_PWENC |
375 SUN4I_HDMI_PAD_CTRL0_LDODEN |
376 SUN4I_HDMI_PAD_CTRL0_LDOCEN |
377 SUN4I_HDMI_PAD_CTRL0_BIASEN,
378 .pad_ctrl1_init_val = SUN4I_HDMI_PAD_CTRL1_REG_AMP(6) |
379 SUN4I_HDMI_PAD_CTRL1_REG_EMP(2) |
380 SUN4I_HDMI_PAD_CTRL1_REG_DENCK |
381 SUN4I_HDMI_PAD_CTRL1_REG_DEN |
382 SUN4I_HDMI_PAD_CTRL1_EMPCK_OPT |
383 SUN4I_HDMI_PAD_CTRL1_EMP_OPT |
384 SUN4I_HDMI_PAD_CTRL1_AMPCK_OPT |
385 SUN4I_HDMI_PAD_CTRL1_AMP_OPT,
386 .pll_ctrl_init_val = SUN4I_HDMI_PLL_CTRL_VCO_S(8) |
387 SUN4I_HDMI_PLL_CTRL_CS(7) |
388 SUN4I_HDMI_PLL_CTRL_CP_S(15) |
389 SUN4I_HDMI_PLL_CTRL_S(7) |
390 SUN4I_HDMI_PLL_CTRL_VCO_GAIN(4) |
391 SUN4I_HDMI_PLL_CTRL_SDIV2 |
392 SUN4I_HDMI_PLL_CTRL_LDO2_EN |
393 SUN4I_HDMI_PLL_CTRL_LDO1_EN |
394 SUN4I_HDMI_PLL_CTRL_HV_IS_33 |
395 SUN4I_HDMI_PLL_CTRL_BWS |
396 SUN4I_HDMI_PLL_CTRL_PLL_EN,
397
398 .ddc_clk_reg = REG_FIELD(SUN4I_HDMI_DDC_CLK_REG, 0, 6),
399 .ddc_clk_pre_divider = 2,
400 .ddc_clk_m_offset = 1,
401
402 .field_ddc_en = REG_FIELD(SUN4I_HDMI_DDC_CTRL_REG, 31, 31),
403 .field_ddc_start = REG_FIELD(SUN4I_HDMI_DDC_CTRL_REG, 30, 30),
404 .field_ddc_reset = REG_FIELD(SUN4I_HDMI_DDC_CTRL_REG, 0, 0),
405 .field_ddc_addr_reg = REG_FIELD(SUN4I_HDMI_DDC_ADDR_REG, 0, 31),
406 .field_ddc_slave_addr = REG_FIELD(SUN4I_HDMI_DDC_ADDR_REG, 0, 6),
407 .field_ddc_int_status = REG_FIELD(SUN4I_HDMI_DDC_INT_STATUS_REG, 0, 8),
408 .field_ddc_fifo_clear = REG_FIELD(SUN4I_HDMI_DDC_FIFO_CTRL_REG, 31, 31),
409 .field_ddc_fifo_rx_thres = REG_FIELD(SUN4I_HDMI_DDC_FIFO_CTRL_REG, 4, 7),
410 .field_ddc_fifo_tx_thres = REG_FIELD(SUN4I_HDMI_DDC_FIFO_CTRL_REG, 0, 3),
411 .field_ddc_byte_count = REG_FIELD(SUN4I_HDMI_DDC_BYTE_COUNT_REG, 0, 9),
412 .field_ddc_cmd = REG_FIELD(SUN4I_HDMI_DDC_CMD_REG, 0, 2),
413 .field_ddc_sda_en = REG_FIELD(SUN4I_HDMI_DDC_LINE_CTRL_REG, 9, 9),
414 .field_ddc_sck_en = REG_FIELD(SUN4I_HDMI_DDC_LINE_CTRL_REG, 8, 8),
415
416 .ddc_fifo_reg = SUN4I_HDMI_DDC_FIFO_DATA_REG,
417 .ddc_fifo_has_dir = true,
418};
419
420static const struct sun4i_hdmi_variant sun6i_variant = {
421 .has_ddc_parent_clk = true,
422 .has_reset_control = true,
423 .pad_ctrl0_init_val = 0xff |
424 SUN4I_HDMI_PAD_CTRL0_TXEN |
425 SUN4I_HDMI_PAD_CTRL0_CKEN |
426 SUN4I_HDMI_PAD_CTRL0_PWENG |
427 SUN4I_HDMI_PAD_CTRL0_PWEND |
428 SUN4I_HDMI_PAD_CTRL0_PWENC |
429 SUN4I_HDMI_PAD_CTRL0_LDODEN |
430 SUN4I_HDMI_PAD_CTRL0_LDOCEN,
431 .pad_ctrl1_init_val = SUN4I_HDMI_PAD_CTRL1_REG_AMP(6) |
432 SUN4I_HDMI_PAD_CTRL1_REG_EMP(4) |
433 SUN4I_HDMI_PAD_CTRL1_REG_DENCK |
434 SUN4I_HDMI_PAD_CTRL1_REG_DEN |
435 SUN4I_HDMI_PAD_CTRL1_EMPCK_OPT |
436 SUN4I_HDMI_PAD_CTRL1_EMP_OPT |
437 SUN4I_HDMI_PAD_CTRL1_PWSDT |
438 SUN4I_HDMI_PAD_CTRL1_PWSCK |
439 SUN4I_HDMI_PAD_CTRL1_AMPCK_OPT |
440 SUN4I_HDMI_PAD_CTRL1_AMP_OPT |
441 SUN4I_HDMI_PAD_CTRL1_UNKNOWN,
442 .pll_ctrl_init_val = SUN4I_HDMI_PLL_CTRL_VCO_S(8) |
443 SUN4I_HDMI_PLL_CTRL_CS(3) |
444 SUN4I_HDMI_PLL_CTRL_CP_S(10) |
445 SUN4I_HDMI_PLL_CTRL_S(4) |
446 SUN4I_HDMI_PLL_CTRL_VCO_GAIN(4) |
447 SUN4I_HDMI_PLL_CTRL_SDIV2 |
448 SUN4I_HDMI_PLL_CTRL_LDO2_EN |
449 SUN4I_HDMI_PLL_CTRL_LDO1_EN |
450 SUN4I_HDMI_PLL_CTRL_HV_IS_33 |
451 SUN4I_HDMI_PLL_CTRL_PLL_EN,
452
453 .ddc_clk_reg = REG_FIELD(SUN6I_HDMI_DDC_CLK_REG, 0, 6),
454 .ddc_clk_pre_divider = 1,
455 .ddc_clk_m_offset = 2,
456
457 .tmds_clk_div_offset = 1,
458
459 .field_ddc_en = REG_FIELD(SUN6I_HDMI_DDC_CTRL_REG, 0, 0),
460 .field_ddc_start = REG_FIELD(SUN6I_HDMI_DDC_CTRL_REG, 27, 27),
461 .field_ddc_reset = REG_FIELD(SUN6I_HDMI_DDC_CTRL_REG, 31, 31),
462 .field_ddc_addr_reg = REG_FIELD(SUN6I_HDMI_DDC_ADDR_REG, 1, 31),
463 .field_ddc_slave_addr = REG_FIELD(SUN6I_HDMI_DDC_ADDR_REG, 1, 7),
464 .field_ddc_int_status = REG_FIELD(SUN6I_HDMI_DDC_INT_STATUS_REG, 0, 8),
465 .field_ddc_fifo_clear = REG_FIELD(SUN6I_HDMI_DDC_FIFO_CTRL_REG, 18, 18),
466 .field_ddc_fifo_rx_thres = REG_FIELD(SUN6I_HDMI_DDC_FIFO_CTRL_REG, 4, 7),
467 .field_ddc_fifo_tx_thres = REG_FIELD(SUN6I_HDMI_DDC_FIFO_CTRL_REG, 0, 3),
468 .field_ddc_byte_count = REG_FIELD(SUN6I_HDMI_DDC_CMD_REG, 16, 25),
469 .field_ddc_cmd = REG_FIELD(SUN6I_HDMI_DDC_CMD_REG, 0, 2),
470 .field_ddc_sda_en = REG_FIELD(SUN6I_HDMI_DDC_CTRL_REG, 6, 6),
471 .field_ddc_sck_en = REG_FIELD(SUN6I_HDMI_DDC_CTRL_REG, 4, 4),
472
473 .ddc_fifo_reg = SUN6I_HDMI_DDC_FIFO_DATA_REG,
474 .ddc_fifo_thres_incl = true,
475};
476
477static const struct regmap_config sun4i_hdmi_regmap_config = {
478 .reg_bits = 32,
479 .val_bits = 32,
480 .reg_stride = 4,
481 .max_register = 0x580,
482};
483
484static int sun4i_hdmi_bind(struct device *dev, struct device *master,
485 void *data)
486{
487 struct platform_device *pdev = to_platform_device(dev);
488 struct drm_device *drm = data;
489 struct cec_connector_info conn_info;
490 struct sun4i_drv *drv = drm->dev_private;
491 struct sun4i_hdmi *hdmi;
492 struct resource *res;
493 u32 reg;
494 int ret;
495
496 hdmi = devm_kzalloc(dev, sizeof(*hdmi), GFP_KERNEL);
497 if (!hdmi)
498 return -ENOMEM;
499 dev_set_drvdata(dev, hdmi);
500 hdmi->dev = dev;
501 hdmi->drv = drv;
502
503 hdmi->variant = of_device_get_match_data(dev);
504 if (!hdmi->variant)
505 return -EINVAL;
506
507 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
508 hdmi->base = devm_ioremap_resource(dev, res);
509 if (IS_ERR(hdmi->base)) {
510 dev_err(dev, "Couldn't map the HDMI encoder registers\n");
511 return PTR_ERR(hdmi->base);
512 }
513
514 if (hdmi->variant->has_reset_control) {
515 hdmi->reset = devm_reset_control_get(dev, NULL);
516 if (IS_ERR(hdmi->reset)) {
517 dev_err(dev, "Couldn't get the HDMI reset control\n");
518 return PTR_ERR(hdmi->reset);
519 }
520
521 ret = reset_control_deassert(hdmi->reset);
522 if (ret) {
523 dev_err(dev, "Couldn't deassert HDMI reset\n");
524 return ret;
525 }
526 }
527
528 hdmi->bus_clk = devm_clk_get(dev, "ahb");
529 if (IS_ERR(hdmi->bus_clk)) {
530 dev_err(dev, "Couldn't get the HDMI bus clock\n");
531 ret = PTR_ERR(hdmi->bus_clk);
532 goto err_assert_reset;
533 }
534 clk_prepare_enable(hdmi->bus_clk);
535
536 hdmi->mod_clk = devm_clk_get(dev, "mod");
537 if (IS_ERR(hdmi->mod_clk)) {
538 dev_err(dev, "Couldn't get the HDMI mod clock\n");
539 ret = PTR_ERR(hdmi->mod_clk);
540 goto err_disable_bus_clk;
541 }
542 clk_prepare_enable(hdmi->mod_clk);
543
544 hdmi->pll0_clk = devm_clk_get(dev, "pll-0");
545 if (IS_ERR(hdmi->pll0_clk)) {
546 dev_err(dev, "Couldn't get the HDMI PLL 0 clock\n");
547 ret = PTR_ERR(hdmi->pll0_clk);
548 goto err_disable_mod_clk;
549 }
550
551 hdmi->pll1_clk = devm_clk_get(dev, "pll-1");
552 if (IS_ERR(hdmi->pll1_clk)) {
553 dev_err(dev, "Couldn't get the HDMI PLL 1 clock\n");
554 ret = PTR_ERR(hdmi->pll1_clk);
555 goto err_disable_mod_clk;
556 }
557
558 hdmi->regmap = devm_regmap_init_mmio(dev, hdmi->base,
559 &sun4i_hdmi_regmap_config);
560 if (IS_ERR(hdmi->regmap)) {
561 dev_err(dev, "Couldn't create HDMI encoder regmap\n");
562 ret = PTR_ERR(hdmi->regmap);
563 goto err_disable_mod_clk;
564 }
565
566 ret = sun4i_tmds_create(hdmi);
567 if (ret) {
568 dev_err(dev, "Couldn't create the TMDS clock\n");
569 goto err_disable_mod_clk;
570 }
571
572 if (hdmi->variant->has_ddc_parent_clk) {
573 hdmi->ddc_parent_clk = devm_clk_get(dev, "ddc");
574 if (IS_ERR(hdmi->ddc_parent_clk)) {
575 dev_err(dev, "Couldn't get the HDMI DDC clock\n");
576 ret = PTR_ERR(hdmi->ddc_parent_clk);
577 goto err_disable_mod_clk;
578 }
579 } else {
580 hdmi->ddc_parent_clk = hdmi->tmds_clk;
581 }
582
583 writel(SUN4I_HDMI_CTRL_ENABLE, hdmi->base + SUN4I_HDMI_CTRL_REG);
584
585 writel(hdmi->variant->pad_ctrl0_init_val,
586 hdmi->base + SUN4I_HDMI_PAD_CTRL0_REG);
587
588 reg = readl(hdmi->base + SUN4I_HDMI_PLL_CTRL_REG);
589 reg &= SUN4I_HDMI_PLL_CTRL_DIV_MASK;
590 reg |= hdmi->variant->pll_ctrl_init_val;
591 writel(reg, hdmi->base + SUN4I_HDMI_PLL_CTRL_REG);
592
593 ret = sun4i_hdmi_i2c_create(dev, hdmi);
594 if (ret) {
595 dev_err(dev, "Couldn't create the HDMI I2C adapter\n");
596 goto err_disable_mod_clk;
597 }
598
599 hdmi->ddc_i2c = sun4i_hdmi_get_ddc(dev);
600 if (IS_ERR(hdmi->ddc_i2c)) {
601 ret = PTR_ERR(hdmi->ddc_i2c);
602 if (ret == -ENODEV)
603 hdmi->ddc_i2c = NULL;
604 else
605 goto err_del_i2c_adapter;
606 }
607
608 drm_encoder_helper_add(&hdmi->encoder,
609 &sun4i_hdmi_helper_funcs);
610 ret = drm_simple_encoder_init(drm, &hdmi->encoder,
611 DRM_MODE_ENCODER_TMDS);
612 if (ret) {
613 dev_err(dev, "Couldn't initialise the HDMI encoder\n");
614 goto err_put_ddc_i2c;
615 }
616
617 hdmi->encoder.possible_crtcs = drm_of_find_possible_crtcs(drm,
618 dev->of_node);
619 if (!hdmi->encoder.possible_crtcs) {
620 ret = -EPROBE_DEFER;
621 goto err_put_ddc_i2c;
622 }
623
624#ifdef CONFIG_DRM_SUN4I_HDMI_CEC
625 hdmi->cec_adap = cec_pin_allocate_adapter(&sun4i_hdmi_cec_pin_ops,
626 hdmi, "sun4i", CEC_CAP_DEFAULTS | CEC_CAP_CONNECTOR_INFO);
627 ret = PTR_ERR_OR_ZERO(hdmi->cec_adap);
628 if (ret < 0)
629 goto err_cleanup_connector;
630 writel(readl(hdmi->base + SUN4I_HDMI_CEC) & ~SUN4I_HDMI_CEC_TX,
631 hdmi->base + SUN4I_HDMI_CEC);
632#endif
633
634 drm_connector_helper_add(&hdmi->connector,
635 &sun4i_hdmi_connector_helper_funcs);
636 ret = drm_connector_init_with_ddc(drm, &hdmi->connector,
637 &sun4i_hdmi_connector_funcs,
638 DRM_MODE_CONNECTOR_HDMIA,
639 hdmi->ddc_i2c);
640 if (ret) {
641 dev_err(dev,
642 "Couldn't initialise the HDMI connector\n");
643 goto err_cleanup_connector;
644 }
645 cec_fill_conn_info_from_drm(&conn_info, &hdmi->connector);
646 cec_s_conn_info(hdmi->cec_adap, &conn_info);
647
648 /* There is no HPD interrupt, so we need to poll the controller */
649 hdmi->connector.polled = DRM_CONNECTOR_POLL_CONNECT |
650 DRM_CONNECTOR_POLL_DISCONNECT;
651
652 ret = cec_register_adapter(hdmi->cec_adap, dev);
653 if (ret < 0)
654 goto err_cleanup_connector;
655 drm_connector_attach_encoder(&hdmi->connector, &hdmi->encoder);
656
657 return 0;
658
659err_cleanup_connector:
660 cec_delete_adapter(hdmi->cec_adap);
661 drm_encoder_cleanup(&hdmi->encoder);
662err_put_ddc_i2c:
663 i2c_put_adapter(hdmi->ddc_i2c);
664err_del_i2c_adapter:
665 i2c_del_adapter(hdmi->i2c);
666err_disable_mod_clk:
667 clk_disable_unprepare(hdmi->mod_clk);
668err_disable_bus_clk:
669 clk_disable_unprepare(hdmi->bus_clk);
670err_assert_reset:
671 reset_control_assert(hdmi->reset);
672 return ret;
673}
674
675static void sun4i_hdmi_unbind(struct device *dev, struct device *master,
676 void *data)
677{
678 struct sun4i_hdmi *hdmi = dev_get_drvdata(dev);
679
680 cec_unregister_adapter(hdmi->cec_adap);
681 i2c_del_adapter(hdmi->i2c);
682 i2c_put_adapter(hdmi->ddc_i2c);
683 clk_disable_unprepare(hdmi->mod_clk);
684 clk_disable_unprepare(hdmi->bus_clk);
685}
686
687static const struct component_ops sun4i_hdmi_ops = {
688 .bind = sun4i_hdmi_bind,
689 .unbind = sun4i_hdmi_unbind,
690};
691
692static int sun4i_hdmi_probe(struct platform_device *pdev)
693{
694 return component_add(&pdev->dev, &sun4i_hdmi_ops);
695}
696
697static int sun4i_hdmi_remove(struct platform_device *pdev)
698{
699 component_del(&pdev->dev, &sun4i_hdmi_ops);
700
701 return 0;
702}
703
704static const struct of_device_id sun4i_hdmi_of_table[] = {
705 { .compatible = "allwinner,sun4i-a10-hdmi", .data = &sun4i_variant, },
706 { .compatible = "allwinner,sun5i-a10s-hdmi", .data = &sun5i_variant, },
707 { .compatible = "allwinner,sun6i-a31-hdmi", .data = &sun6i_variant, },
708 { }
709};
710MODULE_DEVICE_TABLE(of, sun4i_hdmi_of_table);
711
712static struct platform_driver sun4i_hdmi_driver = {
713 .probe = sun4i_hdmi_probe,
714 .remove = sun4i_hdmi_remove,
715 .driver = {
716 .name = "sun4i-hdmi",
717 .of_match_table = sun4i_hdmi_of_table,
718 },
719};
720module_platform_driver(sun4i_hdmi_driver);
721
722MODULE_AUTHOR("Maxime Ripard <maxime.ripard@free-electrons.com>");
723MODULE_DESCRIPTION("Allwinner A10 HDMI Driver");
724MODULE_LICENSE("GPL");