Linux Audio

Check our new training course

Loading...
v5.4
  1// SPDX-License-Identifier: GPL-2.0
  2/*
  3 * FPGA Manager Core
  4 *
  5 *  Copyright (C) 2013-2015 Altera Corporation
  6 *  Copyright (C) 2017 Intel Corporation
  7 *
  8 * With code from the mailing list:
  9 * Copyright (C) 2013 Xilinx, Inc.
 10 */
 11#include <linux/firmware.h>
 12#include <linux/fpga/fpga-mgr.h>
 13#include <linux/idr.h>
 14#include <linux/module.h>
 15#include <linux/of.h>
 16#include <linux/mutex.h>
 17#include <linux/slab.h>
 18#include <linux/scatterlist.h>
 19#include <linux/highmem.h>
 20
 21static DEFINE_IDA(fpga_mgr_ida);
 22static struct class *fpga_mgr_class;
 23
 
 
 
 
 24/**
 25 * fpga_image_info_alloc - Allocate a FPGA image info struct
 26 * @dev: owning device
 27 *
 28 * Return: struct fpga_image_info or NULL
 29 */
 30struct fpga_image_info *fpga_image_info_alloc(struct device *dev)
 31{
 32	struct fpga_image_info *info;
 33
 34	get_device(dev);
 35
 36	info = devm_kzalloc(dev, sizeof(*info), GFP_KERNEL);
 37	if (!info) {
 38		put_device(dev);
 39		return NULL;
 40	}
 41
 42	info->dev = dev;
 43
 44	return info;
 45}
 46EXPORT_SYMBOL_GPL(fpga_image_info_alloc);
 47
 48/**
 49 * fpga_image_info_free - Free a FPGA image info struct
 50 * @info: FPGA image info struct to free
 51 */
 52void fpga_image_info_free(struct fpga_image_info *info)
 53{
 54	struct device *dev;
 55
 56	if (!info)
 57		return;
 58
 59	dev = info->dev;
 60	if (info->firmware_name)
 61		devm_kfree(dev, info->firmware_name);
 62
 63	devm_kfree(dev, info);
 64	put_device(dev);
 65}
 66EXPORT_SYMBOL_GPL(fpga_image_info_free);
 67
 68/*
 69 * Call the low level driver's write_init function.  This will do the
 70 * device-specific things to get the FPGA into the state where it is ready to
 71 * receive an FPGA image. The low level driver only gets to see the first
 72 * initial_header_size bytes in the buffer.
 73 */
 74static int fpga_mgr_write_init_buf(struct fpga_manager *mgr,
 75				   struct fpga_image_info *info,
 76				   const char *buf, size_t count)
 77{
 78	int ret;
 79
 80	mgr->state = FPGA_MGR_STATE_WRITE_INIT;
 81	if (!mgr->mops->initial_header_size)
 82		ret = mgr->mops->write_init(mgr, info, NULL, 0);
 83	else
 84		ret = mgr->mops->write_init(
 85		    mgr, info, buf, min(mgr->mops->initial_header_size, count));
 86
 87	if (ret) {
 88		dev_err(&mgr->dev, "Error preparing FPGA for writing\n");
 89		mgr->state = FPGA_MGR_STATE_WRITE_INIT_ERR;
 90		return ret;
 91	}
 92
 93	return 0;
 94}
 95
 96static int fpga_mgr_write_init_sg(struct fpga_manager *mgr,
 97				  struct fpga_image_info *info,
 98				  struct sg_table *sgt)
 99{
100	struct sg_mapping_iter miter;
101	size_t len;
102	char *buf;
103	int ret;
104
105	if (!mgr->mops->initial_header_size)
106		return fpga_mgr_write_init_buf(mgr, info, NULL, 0);
107
108	/*
109	 * First try to use miter to map the first fragment to access the
110	 * header, this is the typical path.
111	 */
112	sg_miter_start(&miter, sgt->sgl, sgt->nents, SG_MITER_FROM_SG);
113	if (sg_miter_next(&miter) &&
114	    miter.length >= mgr->mops->initial_header_size) {
115		ret = fpga_mgr_write_init_buf(mgr, info, miter.addr,
116					      miter.length);
117		sg_miter_stop(&miter);
118		return ret;
119	}
120	sg_miter_stop(&miter);
121
122	/* Otherwise copy the fragments into temporary memory. */
123	buf = kmalloc(mgr->mops->initial_header_size, GFP_KERNEL);
124	if (!buf)
125		return -ENOMEM;
126
127	len = sg_copy_to_buffer(sgt->sgl, sgt->nents, buf,
128				mgr->mops->initial_header_size);
129	ret = fpga_mgr_write_init_buf(mgr, info, buf, len);
130
131	kfree(buf);
132
133	return ret;
134}
135
136/*
137 * After all the FPGA image has been written, do the device specific steps to
138 * finish and set the FPGA into operating mode.
139 */
140static int fpga_mgr_write_complete(struct fpga_manager *mgr,
141				   struct fpga_image_info *info)
142{
143	int ret;
144
145	mgr->state = FPGA_MGR_STATE_WRITE_COMPLETE;
146	ret = mgr->mops->write_complete(mgr, info);
147	if (ret) {
148		dev_err(&mgr->dev, "Error after writing image data to FPGA\n");
149		mgr->state = FPGA_MGR_STATE_WRITE_COMPLETE_ERR;
150		return ret;
151	}
152	mgr->state = FPGA_MGR_STATE_OPERATING;
153
154	return 0;
155}
156
157/**
158 * fpga_mgr_buf_load_sg - load fpga from image in buffer from a scatter list
159 * @mgr:	fpga manager
160 * @info:	fpga image specific information
161 * @sgt:	scatterlist table
162 *
163 * Step the low level fpga manager through the device-specific steps of getting
164 * an FPGA ready to be configured, writing the image to it, then doing whatever
165 * post-configuration steps necessary.  This code assumes the caller got the
166 * mgr pointer from of_fpga_mgr_get() or fpga_mgr_get() and checked that it is
167 * not an error code.
168 *
169 * This is the preferred entry point for FPGA programming, it does not require
170 * any contiguous kernel memory.
171 *
172 * Return: 0 on success, negative error code otherwise.
173 */
174static int fpga_mgr_buf_load_sg(struct fpga_manager *mgr,
175				struct fpga_image_info *info,
176				struct sg_table *sgt)
177{
178	int ret;
179
180	ret = fpga_mgr_write_init_sg(mgr, info, sgt);
181	if (ret)
182		return ret;
183
184	/* Write the FPGA image to the FPGA. */
185	mgr->state = FPGA_MGR_STATE_WRITE;
186	if (mgr->mops->write_sg) {
187		ret = mgr->mops->write_sg(mgr, sgt);
188	} else {
189		struct sg_mapping_iter miter;
190
191		sg_miter_start(&miter, sgt->sgl, sgt->nents, SG_MITER_FROM_SG);
192		while (sg_miter_next(&miter)) {
193			ret = mgr->mops->write(mgr, miter.addr, miter.length);
194			if (ret)
195				break;
196		}
197		sg_miter_stop(&miter);
198	}
199
200	if (ret) {
201		dev_err(&mgr->dev, "Error while writing image data to FPGA\n");
202		mgr->state = FPGA_MGR_STATE_WRITE_ERR;
203		return ret;
204	}
205
206	return fpga_mgr_write_complete(mgr, info);
207}
208
209static int fpga_mgr_buf_load_mapped(struct fpga_manager *mgr,
210				    struct fpga_image_info *info,
211				    const char *buf, size_t count)
212{
213	int ret;
214
215	ret = fpga_mgr_write_init_buf(mgr, info, buf, count);
216	if (ret)
217		return ret;
218
219	/*
220	 * Write the FPGA image to the FPGA.
221	 */
222	mgr->state = FPGA_MGR_STATE_WRITE;
223	ret = mgr->mops->write(mgr, buf, count);
224	if (ret) {
225		dev_err(&mgr->dev, "Error while writing image data to FPGA\n");
226		mgr->state = FPGA_MGR_STATE_WRITE_ERR;
227		return ret;
228	}
229
230	return fpga_mgr_write_complete(mgr, info);
231}
232
233/**
234 * fpga_mgr_buf_load - load fpga from image in buffer
235 * @mgr:	fpga manager
236 * @info:	fpga image info
237 * @buf:	buffer contain fpga image
238 * @count:	byte count of buf
239 *
240 * Step the low level fpga manager through the device-specific steps of getting
241 * an FPGA ready to be configured, writing the image to it, then doing whatever
242 * post-configuration steps necessary.  This code assumes the caller got the
243 * mgr pointer from of_fpga_mgr_get() and checked that it is not an error code.
244 *
245 * Return: 0 on success, negative error code otherwise.
246 */
247static int fpga_mgr_buf_load(struct fpga_manager *mgr,
248			     struct fpga_image_info *info,
249			     const char *buf, size_t count)
250{
251	struct page **pages;
252	struct sg_table sgt;
253	const void *p;
254	int nr_pages;
255	int index;
256	int rc;
257
258	/*
259	 * This is just a fast path if the caller has already created a
260	 * contiguous kernel buffer and the driver doesn't require SG, non-SG
261	 * drivers will still work on the slow path.
262	 */
263	if (mgr->mops->write)
264		return fpga_mgr_buf_load_mapped(mgr, info, buf, count);
265
266	/*
267	 * Convert the linear kernel pointer into a sg_table of pages for use
268	 * by the driver.
269	 */
270	nr_pages = DIV_ROUND_UP((unsigned long)buf + count, PAGE_SIZE) -
271		   (unsigned long)buf / PAGE_SIZE;
272	pages = kmalloc_array(nr_pages, sizeof(struct page *), GFP_KERNEL);
273	if (!pages)
274		return -ENOMEM;
275
276	p = buf - offset_in_page(buf);
277	for (index = 0; index < nr_pages; index++) {
278		if (is_vmalloc_addr(p))
279			pages[index] = vmalloc_to_page(p);
280		else
281			pages[index] = kmap_to_page((void *)p);
282		if (!pages[index]) {
283			kfree(pages);
284			return -EFAULT;
285		}
286		p += PAGE_SIZE;
287	}
288
289	/*
290	 * The temporary pages list is used to code share the merging algorithm
291	 * in sg_alloc_table_from_pages
292	 */
293	rc = sg_alloc_table_from_pages(&sgt, pages, index, offset_in_page(buf),
294				       count, GFP_KERNEL);
295	kfree(pages);
296	if (rc)
297		return rc;
298
299	rc = fpga_mgr_buf_load_sg(mgr, info, &sgt);
300	sg_free_table(&sgt);
301
302	return rc;
303}
304
305/**
306 * fpga_mgr_firmware_load - request firmware and load to fpga
307 * @mgr:	fpga manager
308 * @info:	fpga image specific information
309 * @image_name:	name of image file on the firmware search path
310 *
311 * Request an FPGA image using the firmware class, then write out to the FPGA.
312 * Update the state before each step to provide info on what step failed if
313 * there is a failure.  This code assumes the caller got the mgr pointer
314 * from of_fpga_mgr_get() or fpga_mgr_get() and checked that it is not an error
315 * code.
316 *
317 * Return: 0 on success, negative error code otherwise.
318 */
319static int fpga_mgr_firmware_load(struct fpga_manager *mgr,
320				  struct fpga_image_info *info,
321				  const char *image_name)
322{
323	struct device *dev = &mgr->dev;
324	const struct firmware *fw;
325	int ret;
326
327	dev_info(dev, "writing %s to %s\n", image_name, mgr->name);
328
329	mgr->state = FPGA_MGR_STATE_FIRMWARE_REQ;
330
331	ret = request_firmware(&fw, image_name, dev);
332	if (ret) {
333		mgr->state = FPGA_MGR_STATE_FIRMWARE_REQ_ERR;
334		dev_err(dev, "Error requesting firmware %s\n", image_name);
335		return ret;
336	}
337
338	ret = fpga_mgr_buf_load(mgr, info, fw->data, fw->size);
339
340	release_firmware(fw);
341
342	return ret;
343}
344
345/**
346 * fpga_mgr_load - load FPGA from scatter/gather table, buffer, or firmware
347 * @mgr:	fpga manager
348 * @info:	fpga image information.
349 *
350 * Load the FPGA from an image which is indicated in @info.  If successful, the
351 * FPGA ends up in operating mode.
352 *
353 * Return: 0 on success, negative error code otherwise.
354 */
355int fpga_mgr_load(struct fpga_manager *mgr, struct fpga_image_info *info)
356{
357	if (info->sgt)
358		return fpga_mgr_buf_load_sg(mgr, info, info->sgt);
359	if (info->buf && info->count)
360		return fpga_mgr_buf_load(mgr, info, info->buf, info->count);
361	if (info->firmware_name)
362		return fpga_mgr_firmware_load(mgr, info, info->firmware_name);
363	return -EINVAL;
364}
365EXPORT_SYMBOL_GPL(fpga_mgr_load);
366
367static const char * const state_str[] = {
368	[FPGA_MGR_STATE_UNKNOWN] =		"unknown",
369	[FPGA_MGR_STATE_POWER_OFF] =		"power off",
370	[FPGA_MGR_STATE_POWER_UP] =		"power up",
371	[FPGA_MGR_STATE_RESET] =		"reset",
372
373	/* requesting FPGA image from firmware */
374	[FPGA_MGR_STATE_FIRMWARE_REQ] =		"firmware request",
375	[FPGA_MGR_STATE_FIRMWARE_REQ_ERR] =	"firmware request error",
376
377	/* Preparing FPGA to receive image */
378	[FPGA_MGR_STATE_WRITE_INIT] =		"write init",
379	[FPGA_MGR_STATE_WRITE_INIT_ERR] =	"write init error",
380
381	/* Writing image to FPGA */
382	[FPGA_MGR_STATE_WRITE] =		"write",
383	[FPGA_MGR_STATE_WRITE_ERR] =		"write error",
384
385	/* Finishing configuration after image has been written */
386	[FPGA_MGR_STATE_WRITE_COMPLETE] =	"write complete",
387	[FPGA_MGR_STATE_WRITE_COMPLETE_ERR] =	"write complete error",
388
389	/* FPGA reports to be in normal operating mode */
390	[FPGA_MGR_STATE_OPERATING] =		"operating",
391};
392
393static ssize_t name_show(struct device *dev,
394			 struct device_attribute *attr, char *buf)
395{
396	struct fpga_manager *mgr = to_fpga_manager(dev);
397
398	return sprintf(buf, "%s\n", mgr->name);
399}
400
401static ssize_t state_show(struct device *dev,
402			  struct device_attribute *attr, char *buf)
403{
404	struct fpga_manager *mgr = to_fpga_manager(dev);
405
406	return sprintf(buf, "%s\n", state_str[mgr->state]);
407}
408
409static ssize_t status_show(struct device *dev,
410			   struct device_attribute *attr, char *buf)
411{
412	struct fpga_manager *mgr = to_fpga_manager(dev);
413	u64 status;
414	int len = 0;
415
416	if (!mgr->mops->status)
417		return -ENOENT;
418
419	status = mgr->mops->status(mgr);
420
421	if (status & FPGA_MGR_STATUS_OPERATION_ERR)
422		len += sprintf(buf + len, "reconfig operation error\n");
423	if (status & FPGA_MGR_STATUS_CRC_ERR)
424		len += sprintf(buf + len, "reconfig CRC error\n");
425	if (status & FPGA_MGR_STATUS_INCOMPATIBLE_IMAGE_ERR)
426		len += sprintf(buf + len, "reconfig incompatible image\n");
427	if (status & FPGA_MGR_STATUS_IP_PROTOCOL_ERR)
428		len += sprintf(buf + len, "reconfig IP protocol error\n");
429	if (status & FPGA_MGR_STATUS_FIFO_OVERFLOW_ERR)
430		len += sprintf(buf + len, "reconfig fifo overflow error\n");
431
432	return len;
433}
434
435static DEVICE_ATTR_RO(name);
436static DEVICE_ATTR_RO(state);
437static DEVICE_ATTR_RO(status);
438
439static struct attribute *fpga_mgr_attrs[] = {
440	&dev_attr_name.attr,
441	&dev_attr_state.attr,
442	&dev_attr_status.attr,
443	NULL,
444};
445ATTRIBUTE_GROUPS(fpga_mgr);
446
447static struct fpga_manager *__fpga_mgr_get(struct device *dev)
448{
449	struct fpga_manager *mgr;
450
451	mgr = to_fpga_manager(dev);
452
453	if (!try_module_get(dev->parent->driver->owner))
454		goto err_dev;
455
456	return mgr;
457
458err_dev:
459	put_device(dev);
460	return ERR_PTR(-ENODEV);
461}
462
463static int fpga_mgr_dev_match(struct device *dev, const void *data)
464{
465	return dev->parent == data;
466}
467
468/**
469 * fpga_mgr_get - Given a device, get a reference to a fpga mgr.
470 * @dev:	parent device that fpga mgr was registered with
471 *
472 * Return: fpga manager struct or IS_ERR() condition containing error code.
473 */
474struct fpga_manager *fpga_mgr_get(struct device *dev)
475{
476	struct device *mgr_dev = class_find_device(fpga_mgr_class, NULL, dev,
477						   fpga_mgr_dev_match);
478	if (!mgr_dev)
479		return ERR_PTR(-ENODEV);
480
481	return __fpga_mgr_get(mgr_dev);
482}
483EXPORT_SYMBOL_GPL(fpga_mgr_get);
484
485/**
486 * of_fpga_mgr_get - Given a device node, get a reference to a fpga mgr.
487 *
488 * @node:	device node
489 *
490 * Return: fpga manager struct or IS_ERR() condition containing error code.
491 */
492struct fpga_manager *of_fpga_mgr_get(struct device_node *node)
493{
494	struct device *dev;
495
496	dev = class_find_device_by_of_node(fpga_mgr_class, node);
497	if (!dev)
498		return ERR_PTR(-ENODEV);
499
500	return __fpga_mgr_get(dev);
501}
502EXPORT_SYMBOL_GPL(of_fpga_mgr_get);
503
504/**
505 * fpga_mgr_put - release a reference to a fpga manager
506 * @mgr:	fpga manager structure
507 */
508void fpga_mgr_put(struct fpga_manager *mgr)
509{
510	module_put(mgr->dev.parent->driver->owner);
511	put_device(&mgr->dev);
512}
513EXPORT_SYMBOL_GPL(fpga_mgr_put);
514
515/**
516 * fpga_mgr_lock - Lock FPGA manager for exclusive use
517 * @mgr:	fpga manager
518 *
519 * Given a pointer to FPGA Manager (from fpga_mgr_get() or
520 * of_fpga_mgr_put()) attempt to get the mutex. The user should call
521 * fpga_mgr_lock() and verify that it returns 0 before attempting to
522 * program the FPGA.  Likewise, the user should call fpga_mgr_unlock
523 * when done programming the FPGA.
524 *
525 * Return: 0 for success or -EBUSY
526 */
527int fpga_mgr_lock(struct fpga_manager *mgr)
528{
529	if (!mutex_trylock(&mgr->ref_mutex)) {
530		dev_err(&mgr->dev, "FPGA manager is in use.\n");
531		return -EBUSY;
532	}
533
534	return 0;
535}
536EXPORT_SYMBOL_GPL(fpga_mgr_lock);
537
538/**
539 * fpga_mgr_unlock - Unlock FPGA manager after done programming
540 * @mgr:	fpga manager
541 */
542void fpga_mgr_unlock(struct fpga_manager *mgr)
543{
544	mutex_unlock(&mgr->ref_mutex);
545}
546EXPORT_SYMBOL_GPL(fpga_mgr_unlock);
547
548/**
549 * fpga_mgr_create - create and initialize a FPGA manager struct
550 * @dev:	fpga manager device from pdev
551 * @name:	fpga manager name
552 * @mops:	pointer to structure of fpga manager ops
553 * @priv:	fpga manager private data
554 *
555 * The caller of this function is responsible for freeing the struct with
556 * fpga_mgr_free().  Using devm_fpga_mgr_create() instead is recommended.
557 *
558 * Return: pointer to struct fpga_manager or NULL
559 */
560struct fpga_manager *fpga_mgr_create(struct device *dev, const char *name,
561				     const struct fpga_manager_ops *mops,
562				     void *priv)
563{
564	struct fpga_manager *mgr;
565	int id, ret;
566
567	if (!mops || !mops->write_complete || !mops->state ||
568	    !mops->write_init || (!mops->write && !mops->write_sg) ||
569	    (mops->write && mops->write_sg)) {
570		dev_err(dev, "Attempt to register without fpga_manager_ops\n");
571		return NULL;
572	}
573
574	if (!name || !strlen(name)) {
575		dev_err(dev, "Attempt to register with no name!\n");
576		return NULL;
577	}
578
579	mgr = kzalloc(sizeof(*mgr), GFP_KERNEL);
580	if (!mgr)
581		return NULL;
582
583	id = ida_simple_get(&fpga_mgr_ida, 0, 0, GFP_KERNEL);
584	if (id < 0) {
585		ret = id;
586		goto error_kfree;
587	}
588
589	mutex_init(&mgr->ref_mutex);
590
591	mgr->name = name;
592	mgr->mops = mops;
593	mgr->priv = priv;
594
595	device_initialize(&mgr->dev);
596	mgr->dev.class = fpga_mgr_class;
597	mgr->dev.groups = mops->groups;
598	mgr->dev.parent = dev;
599	mgr->dev.of_node = dev->of_node;
600	mgr->dev.id = id;
601
602	ret = dev_set_name(&mgr->dev, "fpga%d", id);
603	if (ret)
604		goto error_device;
605
606	return mgr;
607
608error_device:
609	ida_simple_remove(&fpga_mgr_ida, id);
610error_kfree:
611	kfree(mgr);
612
613	return NULL;
614}
615EXPORT_SYMBOL_GPL(fpga_mgr_create);
616
617/**
618 * fpga_mgr_free - free a FPGA manager created with fpga_mgr_create()
619 * @mgr:	fpga manager struct
620 */
621void fpga_mgr_free(struct fpga_manager *mgr)
622{
623	ida_simple_remove(&fpga_mgr_ida, mgr->dev.id);
624	kfree(mgr);
625}
626EXPORT_SYMBOL_GPL(fpga_mgr_free);
627
628static void devm_fpga_mgr_release(struct device *dev, void *res)
629{
630	struct fpga_manager *mgr = *(struct fpga_manager **)res;
631
632	fpga_mgr_free(mgr);
633}
634
635/**
636 * devm_fpga_mgr_create - create and initialize a managed FPGA manager struct
637 * @dev:	fpga manager device from pdev
638 * @name:	fpga manager name
639 * @mops:	pointer to structure of fpga manager ops
640 * @priv:	fpga manager private data
641 *
642 * This function is intended for use in a FPGA manager driver's probe function.
643 * After the manager driver creates the manager struct with
644 * devm_fpga_mgr_create(), it should register it with fpga_mgr_register().  The
645 * manager driver's remove function should call fpga_mgr_unregister().  The
646 * manager struct allocated with this function will be freed automatically on
647 * driver detach.  This includes the case of a probe function returning error
648 * before calling fpga_mgr_register(), the struct will still get cleaned up.
649 *
650 * Return: pointer to struct fpga_manager or NULL
651 */
652struct fpga_manager *devm_fpga_mgr_create(struct device *dev, const char *name,
653					  const struct fpga_manager_ops *mops,
654					  void *priv)
655{
656	struct fpga_manager **ptr, *mgr;
657
658	ptr = devres_alloc(devm_fpga_mgr_release, sizeof(*ptr), GFP_KERNEL);
659	if (!ptr)
660		return NULL;
661
662	mgr = fpga_mgr_create(dev, name, mops, priv);
663	if (!mgr) {
664		devres_free(ptr);
665	} else {
666		*ptr = mgr;
667		devres_add(dev, ptr);
668	}
669
670	return mgr;
 
 
671}
672EXPORT_SYMBOL_GPL(devm_fpga_mgr_create);
673
674/**
675 * fpga_mgr_register - register a FPGA manager
676 * @mgr: fpga manager struct
677 *
678 * Return: 0 on success, negative error code otherwise.
679 */
680int fpga_mgr_register(struct fpga_manager *mgr)
681{
682	int ret;
683
684	/*
685	 * Initialize framework state by requesting low level driver read state
686	 * from device.  FPGA may be in reset mode or may have been programmed
687	 * by bootloader or EEPROM.
688	 */
689	mgr->state = mgr->mops->state(mgr);
690
691	ret = device_add(&mgr->dev);
692	if (ret)
693		goto error_device;
694
695	dev_info(&mgr->dev, "%s registered\n", mgr->name);
696
697	return 0;
698
699error_device:
700	ida_simple_remove(&fpga_mgr_ida, mgr->dev.id);
701
702	return ret;
703}
704EXPORT_SYMBOL_GPL(fpga_mgr_register);
705
706/**
707 * fpga_mgr_unregister - unregister a FPGA manager
708 * @mgr: fpga manager struct
709 *
710 * This function is intended for use in a FPGA manager driver's remove function.
711 */
712void fpga_mgr_unregister(struct fpga_manager *mgr)
713{
714	dev_info(&mgr->dev, "%s %s\n", __func__, mgr->name);
715
716	/*
717	 * If the low level driver provides a method for putting fpga into
718	 * a desired state upon unregister, do it.
719	 */
720	if (mgr->mops->fpga_remove)
721		mgr->mops->fpga_remove(mgr);
722
723	device_unregister(&mgr->dev);
724}
725EXPORT_SYMBOL_GPL(fpga_mgr_unregister);
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
726
727static void fpga_mgr_dev_release(struct device *dev)
728{
729}
730
731static int __init fpga_mgr_class_init(void)
732{
733	pr_info("FPGA manager framework\n");
734
735	fpga_mgr_class = class_create(THIS_MODULE, "fpga_manager");
736	if (IS_ERR(fpga_mgr_class))
737		return PTR_ERR(fpga_mgr_class);
738
739	fpga_mgr_class->dev_groups = fpga_mgr_groups;
740	fpga_mgr_class->dev_release = fpga_mgr_dev_release;
741
742	return 0;
743}
744
745static void __exit fpga_mgr_class_exit(void)
746{
747	class_destroy(fpga_mgr_class);
748	ida_destroy(&fpga_mgr_ida);
749}
750
751MODULE_AUTHOR("Alan Tull <atull@kernel.org>");
752MODULE_DESCRIPTION("FPGA manager framework");
753MODULE_LICENSE("GPL v2");
754
755subsys_initcall(fpga_mgr_class_init);
756module_exit(fpga_mgr_class_exit);
v5.14.15
  1// SPDX-License-Identifier: GPL-2.0
  2/*
  3 * FPGA Manager Core
  4 *
  5 *  Copyright (C) 2013-2015 Altera Corporation
  6 *  Copyright (C) 2017 Intel Corporation
  7 *
  8 * With code from the mailing list:
  9 * Copyright (C) 2013 Xilinx, Inc.
 10 */
 11#include <linux/firmware.h>
 12#include <linux/fpga/fpga-mgr.h>
 13#include <linux/idr.h>
 14#include <linux/module.h>
 15#include <linux/of.h>
 16#include <linux/mutex.h>
 17#include <linux/slab.h>
 18#include <linux/scatterlist.h>
 19#include <linux/highmem.h>
 20
 21static DEFINE_IDA(fpga_mgr_ida);
 22static struct class *fpga_mgr_class;
 23
 24struct fpga_mgr_devres {
 25	struct fpga_manager *mgr;
 26};
 27
 28/**
 29 * fpga_image_info_alloc - Allocate an FPGA image info struct
 30 * @dev: owning device
 31 *
 32 * Return: struct fpga_image_info or NULL
 33 */
 34struct fpga_image_info *fpga_image_info_alloc(struct device *dev)
 35{
 36	struct fpga_image_info *info;
 37
 38	get_device(dev);
 39
 40	info = devm_kzalloc(dev, sizeof(*info), GFP_KERNEL);
 41	if (!info) {
 42		put_device(dev);
 43		return NULL;
 44	}
 45
 46	info->dev = dev;
 47
 48	return info;
 49}
 50EXPORT_SYMBOL_GPL(fpga_image_info_alloc);
 51
 52/**
 53 * fpga_image_info_free - Free an FPGA image info struct
 54 * @info: FPGA image info struct to free
 55 */
 56void fpga_image_info_free(struct fpga_image_info *info)
 57{
 58	struct device *dev;
 59
 60	if (!info)
 61		return;
 62
 63	dev = info->dev;
 64	if (info->firmware_name)
 65		devm_kfree(dev, info->firmware_name);
 66
 67	devm_kfree(dev, info);
 68	put_device(dev);
 69}
 70EXPORT_SYMBOL_GPL(fpga_image_info_free);
 71
 72/*
 73 * Call the low level driver's write_init function.  This will do the
 74 * device-specific things to get the FPGA into the state where it is ready to
 75 * receive an FPGA image. The low level driver only gets to see the first
 76 * initial_header_size bytes in the buffer.
 77 */
 78static int fpga_mgr_write_init_buf(struct fpga_manager *mgr,
 79				   struct fpga_image_info *info,
 80				   const char *buf, size_t count)
 81{
 82	int ret;
 83
 84	mgr->state = FPGA_MGR_STATE_WRITE_INIT;
 85	if (!mgr->mops->initial_header_size)
 86		ret = mgr->mops->write_init(mgr, info, NULL, 0);
 87	else
 88		ret = mgr->mops->write_init(
 89		    mgr, info, buf, min(mgr->mops->initial_header_size, count));
 90
 91	if (ret) {
 92		dev_err(&mgr->dev, "Error preparing FPGA for writing\n");
 93		mgr->state = FPGA_MGR_STATE_WRITE_INIT_ERR;
 94		return ret;
 95	}
 96
 97	return 0;
 98}
 99
100static int fpga_mgr_write_init_sg(struct fpga_manager *mgr,
101				  struct fpga_image_info *info,
102				  struct sg_table *sgt)
103{
104	struct sg_mapping_iter miter;
105	size_t len;
106	char *buf;
107	int ret;
108
109	if (!mgr->mops->initial_header_size)
110		return fpga_mgr_write_init_buf(mgr, info, NULL, 0);
111
112	/*
113	 * First try to use miter to map the first fragment to access the
114	 * header, this is the typical path.
115	 */
116	sg_miter_start(&miter, sgt->sgl, sgt->nents, SG_MITER_FROM_SG);
117	if (sg_miter_next(&miter) &&
118	    miter.length >= mgr->mops->initial_header_size) {
119		ret = fpga_mgr_write_init_buf(mgr, info, miter.addr,
120					      miter.length);
121		sg_miter_stop(&miter);
122		return ret;
123	}
124	sg_miter_stop(&miter);
125
126	/* Otherwise copy the fragments into temporary memory. */
127	buf = kmalloc(mgr->mops->initial_header_size, GFP_KERNEL);
128	if (!buf)
129		return -ENOMEM;
130
131	len = sg_copy_to_buffer(sgt->sgl, sgt->nents, buf,
132				mgr->mops->initial_header_size);
133	ret = fpga_mgr_write_init_buf(mgr, info, buf, len);
134
135	kfree(buf);
136
137	return ret;
138}
139
140/*
141 * After all the FPGA image has been written, do the device specific steps to
142 * finish and set the FPGA into operating mode.
143 */
144static int fpga_mgr_write_complete(struct fpga_manager *mgr,
145				   struct fpga_image_info *info)
146{
147	int ret;
148
149	mgr->state = FPGA_MGR_STATE_WRITE_COMPLETE;
150	ret = mgr->mops->write_complete(mgr, info);
151	if (ret) {
152		dev_err(&mgr->dev, "Error after writing image data to FPGA\n");
153		mgr->state = FPGA_MGR_STATE_WRITE_COMPLETE_ERR;
154		return ret;
155	}
156	mgr->state = FPGA_MGR_STATE_OPERATING;
157
158	return 0;
159}
160
161/**
162 * fpga_mgr_buf_load_sg - load fpga from image in buffer from a scatter list
163 * @mgr:	fpga manager
164 * @info:	fpga image specific information
165 * @sgt:	scatterlist table
166 *
167 * Step the low level fpga manager through the device-specific steps of getting
168 * an FPGA ready to be configured, writing the image to it, then doing whatever
169 * post-configuration steps necessary.  This code assumes the caller got the
170 * mgr pointer from of_fpga_mgr_get() or fpga_mgr_get() and checked that it is
171 * not an error code.
172 *
173 * This is the preferred entry point for FPGA programming, it does not require
174 * any contiguous kernel memory.
175 *
176 * Return: 0 on success, negative error code otherwise.
177 */
178static int fpga_mgr_buf_load_sg(struct fpga_manager *mgr,
179				struct fpga_image_info *info,
180				struct sg_table *sgt)
181{
182	int ret;
183
184	ret = fpga_mgr_write_init_sg(mgr, info, sgt);
185	if (ret)
186		return ret;
187
188	/* Write the FPGA image to the FPGA. */
189	mgr->state = FPGA_MGR_STATE_WRITE;
190	if (mgr->mops->write_sg) {
191		ret = mgr->mops->write_sg(mgr, sgt);
192	} else {
193		struct sg_mapping_iter miter;
194
195		sg_miter_start(&miter, sgt->sgl, sgt->nents, SG_MITER_FROM_SG);
196		while (sg_miter_next(&miter)) {
197			ret = mgr->mops->write(mgr, miter.addr, miter.length);
198			if (ret)
199				break;
200		}
201		sg_miter_stop(&miter);
202	}
203
204	if (ret) {
205		dev_err(&mgr->dev, "Error while writing image data to FPGA\n");
206		mgr->state = FPGA_MGR_STATE_WRITE_ERR;
207		return ret;
208	}
209
210	return fpga_mgr_write_complete(mgr, info);
211}
212
213static int fpga_mgr_buf_load_mapped(struct fpga_manager *mgr,
214				    struct fpga_image_info *info,
215				    const char *buf, size_t count)
216{
217	int ret;
218
219	ret = fpga_mgr_write_init_buf(mgr, info, buf, count);
220	if (ret)
221		return ret;
222
223	/*
224	 * Write the FPGA image to the FPGA.
225	 */
226	mgr->state = FPGA_MGR_STATE_WRITE;
227	ret = mgr->mops->write(mgr, buf, count);
228	if (ret) {
229		dev_err(&mgr->dev, "Error while writing image data to FPGA\n");
230		mgr->state = FPGA_MGR_STATE_WRITE_ERR;
231		return ret;
232	}
233
234	return fpga_mgr_write_complete(mgr, info);
235}
236
237/**
238 * fpga_mgr_buf_load - load fpga from image in buffer
239 * @mgr:	fpga manager
240 * @info:	fpga image info
241 * @buf:	buffer contain fpga image
242 * @count:	byte count of buf
243 *
244 * Step the low level fpga manager through the device-specific steps of getting
245 * an FPGA ready to be configured, writing the image to it, then doing whatever
246 * post-configuration steps necessary.  This code assumes the caller got the
247 * mgr pointer from of_fpga_mgr_get() and checked that it is not an error code.
248 *
249 * Return: 0 on success, negative error code otherwise.
250 */
251static int fpga_mgr_buf_load(struct fpga_manager *mgr,
252			     struct fpga_image_info *info,
253			     const char *buf, size_t count)
254{
255	struct page **pages;
256	struct sg_table sgt;
257	const void *p;
258	int nr_pages;
259	int index;
260	int rc;
261
262	/*
263	 * This is just a fast path if the caller has already created a
264	 * contiguous kernel buffer and the driver doesn't require SG, non-SG
265	 * drivers will still work on the slow path.
266	 */
267	if (mgr->mops->write)
268		return fpga_mgr_buf_load_mapped(mgr, info, buf, count);
269
270	/*
271	 * Convert the linear kernel pointer into a sg_table of pages for use
272	 * by the driver.
273	 */
274	nr_pages = DIV_ROUND_UP((unsigned long)buf + count, PAGE_SIZE) -
275		   (unsigned long)buf / PAGE_SIZE;
276	pages = kmalloc_array(nr_pages, sizeof(struct page *), GFP_KERNEL);
277	if (!pages)
278		return -ENOMEM;
279
280	p = buf - offset_in_page(buf);
281	for (index = 0; index < nr_pages; index++) {
282		if (is_vmalloc_addr(p))
283			pages[index] = vmalloc_to_page(p);
284		else
285			pages[index] = kmap_to_page((void *)p);
286		if (!pages[index]) {
287			kfree(pages);
288			return -EFAULT;
289		}
290		p += PAGE_SIZE;
291	}
292
293	/*
294	 * The temporary pages list is used to code share the merging algorithm
295	 * in sg_alloc_table_from_pages
296	 */
297	rc = sg_alloc_table_from_pages(&sgt, pages, index, offset_in_page(buf),
298				       count, GFP_KERNEL);
299	kfree(pages);
300	if (rc)
301		return rc;
302
303	rc = fpga_mgr_buf_load_sg(mgr, info, &sgt);
304	sg_free_table(&sgt);
305
306	return rc;
307}
308
309/**
310 * fpga_mgr_firmware_load - request firmware and load to fpga
311 * @mgr:	fpga manager
312 * @info:	fpga image specific information
313 * @image_name:	name of image file on the firmware search path
314 *
315 * Request an FPGA image using the firmware class, then write out to the FPGA.
316 * Update the state before each step to provide info on what step failed if
317 * there is a failure.  This code assumes the caller got the mgr pointer
318 * from of_fpga_mgr_get() or fpga_mgr_get() and checked that it is not an error
319 * code.
320 *
321 * Return: 0 on success, negative error code otherwise.
322 */
323static int fpga_mgr_firmware_load(struct fpga_manager *mgr,
324				  struct fpga_image_info *info,
325				  const char *image_name)
326{
327	struct device *dev = &mgr->dev;
328	const struct firmware *fw;
329	int ret;
330
331	dev_info(dev, "writing %s to %s\n", image_name, mgr->name);
332
333	mgr->state = FPGA_MGR_STATE_FIRMWARE_REQ;
334
335	ret = request_firmware(&fw, image_name, dev);
336	if (ret) {
337		mgr->state = FPGA_MGR_STATE_FIRMWARE_REQ_ERR;
338		dev_err(dev, "Error requesting firmware %s\n", image_name);
339		return ret;
340	}
341
342	ret = fpga_mgr_buf_load(mgr, info, fw->data, fw->size);
343
344	release_firmware(fw);
345
346	return ret;
347}
348
349/**
350 * fpga_mgr_load - load FPGA from scatter/gather table, buffer, or firmware
351 * @mgr:	fpga manager
352 * @info:	fpga image information.
353 *
354 * Load the FPGA from an image which is indicated in @info.  If successful, the
355 * FPGA ends up in operating mode.
356 *
357 * Return: 0 on success, negative error code otherwise.
358 */
359int fpga_mgr_load(struct fpga_manager *mgr, struct fpga_image_info *info)
360{
361	if (info->sgt)
362		return fpga_mgr_buf_load_sg(mgr, info, info->sgt);
363	if (info->buf && info->count)
364		return fpga_mgr_buf_load(mgr, info, info->buf, info->count);
365	if (info->firmware_name)
366		return fpga_mgr_firmware_load(mgr, info, info->firmware_name);
367	return -EINVAL;
368}
369EXPORT_SYMBOL_GPL(fpga_mgr_load);
370
371static const char * const state_str[] = {
372	[FPGA_MGR_STATE_UNKNOWN] =		"unknown",
373	[FPGA_MGR_STATE_POWER_OFF] =		"power off",
374	[FPGA_MGR_STATE_POWER_UP] =		"power up",
375	[FPGA_MGR_STATE_RESET] =		"reset",
376
377	/* requesting FPGA image from firmware */
378	[FPGA_MGR_STATE_FIRMWARE_REQ] =		"firmware request",
379	[FPGA_MGR_STATE_FIRMWARE_REQ_ERR] =	"firmware request error",
380
381	/* Preparing FPGA to receive image */
382	[FPGA_MGR_STATE_WRITE_INIT] =		"write init",
383	[FPGA_MGR_STATE_WRITE_INIT_ERR] =	"write init error",
384
385	/* Writing image to FPGA */
386	[FPGA_MGR_STATE_WRITE] =		"write",
387	[FPGA_MGR_STATE_WRITE_ERR] =		"write error",
388
389	/* Finishing configuration after image has been written */
390	[FPGA_MGR_STATE_WRITE_COMPLETE] =	"write complete",
391	[FPGA_MGR_STATE_WRITE_COMPLETE_ERR] =	"write complete error",
392
393	/* FPGA reports to be in normal operating mode */
394	[FPGA_MGR_STATE_OPERATING] =		"operating",
395};
396
397static ssize_t name_show(struct device *dev,
398			 struct device_attribute *attr, char *buf)
399{
400	struct fpga_manager *mgr = to_fpga_manager(dev);
401
402	return sprintf(buf, "%s\n", mgr->name);
403}
404
405static ssize_t state_show(struct device *dev,
406			  struct device_attribute *attr, char *buf)
407{
408	struct fpga_manager *mgr = to_fpga_manager(dev);
409
410	return sprintf(buf, "%s\n", state_str[mgr->state]);
411}
412
413static ssize_t status_show(struct device *dev,
414			   struct device_attribute *attr, char *buf)
415{
416	struct fpga_manager *mgr = to_fpga_manager(dev);
417	u64 status;
418	int len = 0;
419
420	if (!mgr->mops->status)
421		return -ENOENT;
422
423	status = mgr->mops->status(mgr);
424
425	if (status & FPGA_MGR_STATUS_OPERATION_ERR)
426		len += sprintf(buf + len, "reconfig operation error\n");
427	if (status & FPGA_MGR_STATUS_CRC_ERR)
428		len += sprintf(buf + len, "reconfig CRC error\n");
429	if (status & FPGA_MGR_STATUS_INCOMPATIBLE_IMAGE_ERR)
430		len += sprintf(buf + len, "reconfig incompatible image\n");
431	if (status & FPGA_MGR_STATUS_IP_PROTOCOL_ERR)
432		len += sprintf(buf + len, "reconfig IP protocol error\n");
433	if (status & FPGA_MGR_STATUS_FIFO_OVERFLOW_ERR)
434		len += sprintf(buf + len, "reconfig fifo overflow error\n");
435
436	return len;
437}
438
439static DEVICE_ATTR_RO(name);
440static DEVICE_ATTR_RO(state);
441static DEVICE_ATTR_RO(status);
442
443static struct attribute *fpga_mgr_attrs[] = {
444	&dev_attr_name.attr,
445	&dev_attr_state.attr,
446	&dev_attr_status.attr,
447	NULL,
448};
449ATTRIBUTE_GROUPS(fpga_mgr);
450
451static struct fpga_manager *__fpga_mgr_get(struct device *dev)
452{
453	struct fpga_manager *mgr;
454
455	mgr = to_fpga_manager(dev);
456
457	if (!try_module_get(dev->parent->driver->owner))
458		goto err_dev;
459
460	return mgr;
461
462err_dev:
463	put_device(dev);
464	return ERR_PTR(-ENODEV);
465}
466
467static int fpga_mgr_dev_match(struct device *dev, const void *data)
468{
469	return dev->parent == data;
470}
471
472/**
473 * fpga_mgr_get - Given a device, get a reference to an fpga mgr.
474 * @dev:	parent device that fpga mgr was registered with
475 *
476 * Return: fpga manager struct or IS_ERR() condition containing error code.
477 */
478struct fpga_manager *fpga_mgr_get(struct device *dev)
479{
480	struct device *mgr_dev = class_find_device(fpga_mgr_class, NULL, dev,
481						   fpga_mgr_dev_match);
482	if (!mgr_dev)
483		return ERR_PTR(-ENODEV);
484
485	return __fpga_mgr_get(mgr_dev);
486}
487EXPORT_SYMBOL_GPL(fpga_mgr_get);
488
489/**
490 * of_fpga_mgr_get - Given a device node, get a reference to an fpga mgr.
491 *
492 * @node:	device node
493 *
494 * Return: fpga manager struct or IS_ERR() condition containing error code.
495 */
496struct fpga_manager *of_fpga_mgr_get(struct device_node *node)
497{
498	struct device *dev;
499
500	dev = class_find_device_by_of_node(fpga_mgr_class, node);
501	if (!dev)
502		return ERR_PTR(-ENODEV);
503
504	return __fpga_mgr_get(dev);
505}
506EXPORT_SYMBOL_GPL(of_fpga_mgr_get);
507
508/**
509 * fpga_mgr_put - release a reference to an fpga manager
510 * @mgr:	fpga manager structure
511 */
512void fpga_mgr_put(struct fpga_manager *mgr)
513{
514	module_put(mgr->dev.parent->driver->owner);
515	put_device(&mgr->dev);
516}
517EXPORT_SYMBOL_GPL(fpga_mgr_put);
518
519/**
520 * fpga_mgr_lock - Lock FPGA manager for exclusive use
521 * @mgr:	fpga manager
522 *
523 * Given a pointer to FPGA Manager (from fpga_mgr_get() or
524 * of_fpga_mgr_put()) attempt to get the mutex. The user should call
525 * fpga_mgr_lock() and verify that it returns 0 before attempting to
526 * program the FPGA.  Likewise, the user should call fpga_mgr_unlock
527 * when done programming the FPGA.
528 *
529 * Return: 0 for success or -EBUSY
530 */
531int fpga_mgr_lock(struct fpga_manager *mgr)
532{
533	if (!mutex_trylock(&mgr->ref_mutex)) {
534		dev_err(&mgr->dev, "FPGA manager is in use.\n");
535		return -EBUSY;
536	}
537
538	return 0;
539}
540EXPORT_SYMBOL_GPL(fpga_mgr_lock);
541
542/**
543 * fpga_mgr_unlock - Unlock FPGA manager after done programming
544 * @mgr:	fpga manager
545 */
546void fpga_mgr_unlock(struct fpga_manager *mgr)
547{
548	mutex_unlock(&mgr->ref_mutex);
549}
550EXPORT_SYMBOL_GPL(fpga_mgr_unlock);
551
552/**
553 * fpga_mgr_create - create and initialize an FPGA manager struct
554 * @parent:	fpga manager device from pdev
555 * @name:	fpga manager name
556 * @mops:	pointer to structure of fpga manager ops
557 * @priv:	fpga manager private data
558 *
559 * The caller of this function is responsible for freeing the struct with
560 * fpga_mgr_free().  Using devm_fpga_mgr_create() instead is recommended.
561 *
562 * Return: pointer to struct fpga_manager or NULL
563 */
564struct fpga_manager *fpga_mgr_create(struct device *parent, const char *name,
565				     const struct fpga_manager_ops *mops,
566				     void *priv)
567{
568	struct fpga_manager *mgr;
569	int id, ret;
570
571	if (!mops || !mops->write_complete || !mops->state ||
572	    !mops->write_init || (!mops->write && !mops->write_sg) ||
573	    (mops->write && mops->write_sg)) {
574		dev_err(parent, "Attempt to register without fpga_manager_ops\n");
575		return NULL;
576	}
577
578	if (!name || !strlen(name)) {
579		dev_err(parent, "Attempt to register with no name!\n");
580		return NULL;
581	}
582
583	mgr = kzalloc(sizeof(*mgr), GFP_KERNEL);
584	if (!mgr)
585		return NULL;
586
587	id = ida_simple_get(&fpga_mgr_ida, 0, 0, GFP_KERNEL);
588	if (id < 0)
 
589		goto error_kfree;
 
590
591	mutex_init(&mgr->ref_mutex);
592
593	mgr->name = name;
594	mgr->mops = mops;
595	mgr->priv = priv;
596
597	device_initialize(&mgr->dev);
598	mgr->dev.class = fpga_mgr_class;
599	mgr->dev.groups = mops->groups;
600	mgr->dev.parent = parent;
601	mgr->dev.of_node = parent->of_node;
602	mgr->dev.id = id;
603
604	ret = dev_set_name(&mgr->dev, "fpga%d", id);
605	if (ret)
606		goto error_device;
607
608	return mgr;
609
610error_device:
611	ida_simple_remove(&fpga_mgr_ida, id);
612error_kfree:
613	kfree(mgr);
614
615	return NULL;
616}
617EXPORT_SYMBOL_GPL(fpga_mgr_create);
618
619/**
620 * fpga_mgr_free - free an FPGA manager created with fpga_mgr_create()
621 * @mgr:	fpga manager struct
622 */
623void fpga_mgr_free(struct fpga_manager *mgr)
624{
625	ida_simple_remove(&fpga_mgr_ida, mgr->dev.id);
626	kfree(mgr);
627}
628EXPORT_SYMBOL_GPL(fpga_mgr_free);
629
630static void devm_fpga_mgr_release(struct device *dev, void *res)
631{
632	struct fpga_mgr_devres *dr = res;
633
634	fpga_mgr_free(dr->mgr);
635}
636
637/**
638 * devm_fpga_mgr_create - create and initialize a managed FPGA manager struct
639 * @parent:	fpga manager device from pdev
640 * @name:	fpga manager name
641 * @mops:	pointer to structure of fpga manager ops
642 * @priv:	fpga manager private data
643 *
644 * This function is intended for use in an FPGA manager driver's probe function.
645 * After the manager driver creates the manager struct with
646 * devm_fpga_mgr_create(), it should register it with fpga_mgr_register().  The
647 * manager driver's remove function should call fpga_mgr_unregister().  The
648 * manager struct allocated with this function will be freed automatically on
649 * driver detach.  This includes the case of a probe function returning error
650 * before calling fpga_mgr_register(), the struct will still get cleaned up.
651 *
652 * Return: pointer to struct fpga_manager or NULL
653 */
654struct fpga_manager *devm_fpga_mgr_create(struct device *parent, const char *name,
655					  const struct fpga_manager_ops *mops,
656					  void *priv)
657{
658	struct fpga_mgr_devres *dr;
659
660	dr = devres_alloc(devm_fpga_mgr_release, sizeof(*dr), GFP_KERNEL);
661	if (!dr)
662		return NULL;
663
664	dr->mgr = fpga_mgr_create(parent, name, mops, priv);
665	if (!dr->mgr) {
666		devres_free(dr);
667		return NULL;
 
 
668	}
669
670	devres_add(parent, dr);
671
672	return dr->mgr;
673}
674EXPORT_SYMBOL_GPL(devm_fpga_mgr_create);
675
676/**
677 * fpga_mgr_register - register an FPGA manager
678 * @mgr: fpga manager struct
679 *
680 * Return: 0 on success, negative error code otherwise.
681 */
682int fpga_mgr_register(struct fpga_manager *mgr)
683{
684	int ret;
685
686	/*
687	 * Initialize framework state by requesting low level driver read state
688	 * from device.  FPGA may be in reset mode or may have been programmed
689	 * by bootloader or EEPROM.
690	 */
691	mgr->state = mgr->mops->state(mgr);
692
693	ret = device_add(&mgr->dev);
694	if (ret)
695		goto error_device;
696
697	dev_info(&mgr->dev, "%s registered\n", mgr->name);
698
699	return 0;
700
701error_device:
702	ida_simple_remove(&fpga_mgr_ida, mgr->dev.id);
703
704	return ret;
705}
706EXPORT_SYMBOL_GPL(fpga_mgr_register);
707
708/**
709 * fpga_mgr_unregister - unregister an FPGA manager
710 * @mgr: fpga manager struct
711 *
712 * This function is intended for use in an FPGA manager driver's remove function.
713 */
714void fpga_mgr_unregister(struct fpga_manager *mgr)
715{
716	dev_info(&mgr->dev, "%s %s\n", __func__, mgr->name);
717
718	/*
719	 * If the low level driver provides a method for putting fpga into
720	 * a desired state upon unregister, do it.
721	 */
722	if (mgr->mops->fpga_remove)
723		mgr->mops->fpga_remove(mgr);
724
725	device_unregister(&mgr->dev);
726}
727EXPORT_SYMBOL_GPL(fpga_mgr_unregister);
728
729static int fpga_mgr_devres_match(struct device *dev, void *res,
730				 void *match_data)
731{
732	struct fpga_mgr_devres *dr = res;
733
734	return match_data == dr->mgr;
735}
736
737static void devm_fpga_mgr_unregister(struct device *dev, void *res)
738{
739	struct fpga_mgr_devres *dr = res;
740
741	fpga_mgr_unregister(dr->mgr);
742}
743
744/**
745 * devm_fpga_mgr_register - resource managed variant of fpga_mgr_register()
746 * @dev: managing device for this FPGA manager
747 * @mgr: fpga manager struct
748 *
749 * This is the devres variant of fpga_mgr_register() for which the unregister
750 * function will be called automatically when the managing device is detached.
751 */
752int devm_fpga_mgr_register(struct device *dev, struct fpga_manager *mgr)
753{
754	struct fpga_mgr_devres *dr;
755	int ret;
756
757	/*
758	 * Make sure that the struct fpga_manager * that is passed in is
759	 * managed itself.
760	 */
761	if (WARN_ON(!devres_find(dev, devm_fpga_mgr_release,
762				 fpga_mgr_devres_match, mgr)))
763		return -EINVAL;
764
765	dr = devres_alloc(devm_fpga_mgr_unregister, sizeof(*dr), GFP_KERNEL);
766	if (!dr)
767		return -ENOMEM;
768
769	ret = fpga_mgr_register(mgr);
770	if (ret) {
771		devres_free(dr);
772		return ret;
773	}
774
775	dr->mgr = mgr;
776	devres_add(dev, dr);
777
778	return 0;
779}
780EXPORT_SYMBOL_GPL(devm_fpga_mgr_register);
781
782static void fpga_mgr_dev_release(struct device *dev)
783{
784}
785
786static int __init fpga_mgr_class_init(void)
787{
788	pr_info("FPGA manager framework\n");
789
790	fpga_mgr_class = class_create(THIS_MODULE, "fpga_manager");
791	if (IS_ERR(fpga_mgr_class))
792		return PTR_ERR(fpga_mgr_class);
793
794	fpga_mgr_class->dev_groups = fpga_mgr_groups;
795	fpga_mgr_class->dev_release = fpga_mgr_dev_release;
796
797	return 0;
798}
799
800static void __exit fpga_mgr_class_exit(void)
801{
802	class_destroy(fpga_mgr_class);
803	ida_destroy(&fpga_mgr_ida);
804}
805
806MODULE_AUTHOR("Alan Tull <atull@kernel.org>");
807MODULE_DESCRIPTION("FPGA manager framework");
808MODULE_LICENSE("GPL v2");
809
810subsys_initcall(fpga_mgr_class_init);
811module_exit(fpga_mgr_class_exit);