Loading...
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * Copyright (C) 1999, 2000, 2004 MIPS Technologies, Inc.
4 * All rights reserved.
5 * Authors: Carsten Langgaard <carstenl@mips.com>
6 * Maciej W. Rozycki <macro@mips.com>
7 *
8 * MIPS boards specific PCI support.
9 */
10#include <linux/types.h>
11#include <linux/pci.h>
12#include <linux/kernel.h>
13
14#include <asm/mips-boards/bonito64.h>
15
16#define PCI_ACCESS_READ 0
17#define PCI_ACCESS_WRITE 1
18
19#define CFG_SPACE_REG(offset) (void *)CKSEG1ADDR(_pcictrl_bonito_pcicfg + (offset))
20#define ID_SEL_BEGIN 10
21#define MAX_DEV_NUM (31 - ID_SEL_BEGIN)
22
23
24static int bonito64_pcibios_config_access(unsigned char access_type,
25 struct pci_bus *bus,
26 unsigned int devfn, int where,
27 u32 * data)
28{
29 u32 busnum = bus->number;
30 u32 addr, type;
31 u32 dummy;
32 void *addrp;
33 int device = PCI_SLOT(devfn);
34 int function = PCI_FUNC(devfn);
35 int reg = where & ~3;
36
37 if (busnum == 0) {
38 /* Type 0 configuration for onboard PCI bus */
39 if (device > MAX_DEV_NUM)
40 return -1;
41
42 addr = (1 << (device + ID_SEL_BEGIN)) | (function << 8) | reg;
43 type = 0;
44 } else {
45 /* Type 1 configuration for offboard PCI bus */
46 addr = (busnum << 16) | (device << 11) | (function << 8) | reg;
47 type = 0x10000;
48 }
49
50 /* Clear aborts */
51 BONITO_PCICMD |= BONITO_PCICMD_MABORT_CLR | BONITO_PCICMD_MTABORT_CLR;
52
53 BONITO_PCIMAP_CFG = (addr >> 16) | type;
54
55 /* Flush Bonito register block */
56 dummy = BONITO_PCIMAP_CFG;
57 mmiowb();
58
59 addrp = CFG_SPACE_REG(addr & 0xffff);
60 if (access_type == PCI_ACCESS_WRITE) {
61 writel(cpu_to_le32(*data), addrp);
62 /* Wait till done */
63 while (BONITO_PCIMSTAT & 0xF);
64 } else {
65 *data = le32_to_cpu(readl(addrp));
66 }
67
68 /* Detect Master/Target abort */
69 if (BONITO_PCICMD & (BONITO_PCICMD_MABORT_CLR |
70 BONITO_PCICMD_MTABORT_CLR)) {
71 /* Error occurred */
72
73 /* Clear bits */
74 BONITO_PCICMD |= (BONITO_PCICMD_MABORT_CLR |
75 BONITO_PCICMD_MTABORT_CLR);
76
77 return -1;
78 }
79
80 return 0;
81
82}
83
84
85/*
86 * We can't address 8 and 16 bit words directly. Instead we have to
87 * read/write a 32bit word and mask/modify the data we actually want.
88 */
89static int bonito64_pcibios_read(struct pci_bus *bus, unsigned int devfn,
90 int where, int size, u32 * val)
91{
92 u32 data = 0;
93
94 if ((size == 2) && (where & 1))
95 return PCIBIOS_BAD_REGISTER_NUMBER;
96 else if ((size == 4) && (where & 3))
97 return PCIBIOS_BAD_REGISTER_NUMBER;
98
99 if (bonito64_pcibios_config_access(PCI_ACCESS_READ, bus, devfn, where,
100 &data))
101 return -1;
102
103 if (size == 1)
104 *val = (data >> ((where & 3) << 3)) & 0xff;
105 else if (size == 2)
106 *val = (data >> ((where & 3) << 3)) & 0xffff;
107 else
108 *val = data;
109
110 return PCIBIOS_SUCCESSFUL;
111}
112
113static int bonito64_pcibios_write(struct pci_bus *bus, unsigned int devfn,
114 int where, int size, u32 val)
115{
116 u32 data = 0;
117
118 if ((size == 2) && (where & 1))
119 return PCIBIOS_BAD_REGISTER_NUMBER;
120 else if ((size == 4) && (where & 3))
121 return PCIBIOS_BAD_REGISTER_NUMBER;
122
123 if (size == 4)
124 data = val;
125 else {
126 if (bonito64_pcibios_config_access(PCI_ACCESS_READ, bus, devfn,
127 where, &data))
128 return -1;
129
130 if (size == 1)
131 data = (data & ~(0xff << ((where & 3) << 3))) |
132 (val << ((where & 3) << 3));
133 else if (size == 2)
134 data = (data & ~(0xffff << ((where & 3) << 3))) |
135 (val << ((where & 3) << 3));
136 }
137
138 if (bonito64_pcibios_config_access(PCI_ACCESS_WRITE, bus, devfn, where,
139 &data))
140 return -1;
141
142 return PCIBIOS_SUCCESSFUL;
143}
144
145struct pci_ops bonito64_pci_ops = {
146 .read = bonito64_pcibios_read,
147 .write = bonito64_pcibios_write
148};
1/*
2 * Copyright (C) 1999, 2000, 2004 MIPS Technologies, Inc.
3 * All rights reserved.
4 * Authors: Carsten Langgaard <carstenl@mips.com>
5 * Maciej W. Rozycki <macro@mips.com>
6 *
7 * This program is free software; you can distribute it and/or modify it
8 * under the terms of the GNU General Public License (Version 2) as
9 * published by the Free Software Foundation.
10 *
11 * This program is distributed in the hope it will be useful, but WITHOUT
12 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
14 * for more details.
15 *
16 * You should have received a copy of the GNU General Public License along
17 * with this program; if not, write to the Free Software Foundation, Inc.,
18 * 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
19 *
20 * MIPS boards specific PCI support.
21 */
22#include <linux/types.h>
23#include <linux/pci.h>
24#include <linux/kernel.h>
25
26#include <asm/mips-boards/bonito64.h>
27
28#define PCI_ACCESS_READ 0
29#define PCI_ACCESS_WRITE 1
30
31#define CFG_SPACE_REG(offset) (void *)CKSEG1ADDR(_pcictrl_bonito_pcicfg + (offset))
32#define ID_SEL_BEGIN 10
33#define MAX_DEV_NUM (31 - ID_SEL_BEGIN)
34
35
36static int bonito64_pcibios_config_access(unsigned char access_type,
37 struct pci_bus *bus,
38 unsigned int devfn, int where,
39 u32 * data)
40{
41 u32 busnum = bus->number;
42 u32 addr, type;
43 u32 dummy;
44 void *addrp;
45 int device = PCI_SLOT(devfn);
46 int function = PCI_FUNC(devfn);
47 int reg = where & ~3;
48
49 if (busnum == 0) {
50 /* Type 0 configuration for onboard PCI bus */
51 if (device > MAX_DEV_NUM)
52 return -1;
53
54 addr = (1 << (device + ID_SEL_BEGIN)) | (function << 8) | reg;
55 type = 0;
56 } else {
57 /* Type 1 configuration for offboard PCI bus */
58 addr = (busnum << 16) | (device << 11) | (function << 8) | reg;
59 type = 0x10000;
60 }
61
62 /* Clear aborts */
63 BONITO_PCICMD |= BONITO_PCICMD_MABORT_CLR | BONITO_PCICMD_MTABORT_CLR;
64
65 BONITO_PCIMAP_CFG = (addr >> 16) | type;
66
67 /* Flush Bonito register block */
68 dummy = BONITO_PCIMAP_CFG;
69 mmiowb();
70
71 addrp = CFG_SPACE_REG(addr & 0xffff);
72 if (access_type == PCI_ACCESS_WRITE) {
73 writel(cpu_to_le32(*data), addrp);
74 /* Wait till done */
75 while (BONITO_PCIMSTAT & 0xF);
76 } else {
77 *data = le32_to_cpu(readl(addrp));
78 }
79
80 /* Detect Master/Target abort */
81 if (BONITO_PCICMD & (BONITO_PCICMD_MABORT_CLR |
82 BONITO_PCICMD_MTABORT_CLR)) {
83 /* Error occurred */
84
85 /* Clear bits */
86 BONITO_PCICMD |= (BONITO_PCICMD_MABORT_CLR |
87 BONITO_PCICMD_MTABORT_CLR);
88
89 return -1;
90 }
91
92 return 0;
93
94}
95
96
97/*
98 * We can't address 8 and 16 bit words directly. Instead we have to
99 * read/write a 32bit word and mask/modify the data we actually want.
100 */
101static int bonito64_pcibios_read(struct pci_bus *bus, unsigned int devfn,
102 int where, int size, u32 * val)
103{
104 u32 data = 0;
105
106 if ((size == 2) && (where & 1))
107 return PCIBIOS_BAD_REGISTER_NUMBER;
108 else if ((size == 4) && (where & 3))
109 return PCIBIOS_BAD_REGISTER_NUMBER;
110
111 if (bonito64_pcibios_config_access(PCI_ACCESS_READ, bus, devfn, where,
112 &data))
113 return -1;
114
115 if (size == 1)
116 *val = (data >> ((where & 3) << 3)) & 0xff;
117 else if (size == 2)
118 *val = (data >> ((where & 3) << 3)) & 0xffff;
119 else
120 *val = data;
121
122 return PCIBIOS_SUCCESSFUL;
123}
124
125static int bonito64_pcibios_write(struct pci_bus *bus, unsigned int devfn,
126 int where, int size, u32 val)
127{
128 u32 data = 0;
129
130 if ((size == 2) && (where & 1))
131 return PCIBIOS_BAD_REGISTER_NUMBER;
132 else if ((size == 4) && (where & 3))
133 return PCIBIOS_BAD_REGISTER_NUMBER;
134
135 if (size == 4)
136 data = val;
137 else {
138 if (bonito64_pcibios_config_access(PCI_ACCESS_READ, bus, devfn,
139 where, &data))
140 return -1;
141
142 if (size == 1)
143 data = (data & ~(0xff << ((where & 3) << 3))) |
144 (val << ((where & 3) << 3));
145 else if (size == 2)
146 data = (data & ~(0xffff << ((where & 3) << 3))) |
147 (val << ((where & 3) << 3));
148 }
149
150 if (bonito64_pcibios_config_access(PCI_ACCESS_WRITE, bus, devfn, where,
151 &data))
152 return -1;
153
154 return PCIBIOS_SUCCESSFUL;
155}
156
157struct pci_ops bonito64_pci_ops = {
158 .read = bonito64_pcibios_read,
159 .write = bonito64_pcibios_write
160};