Loading...
1// SPDX-License-Identifier: GPL-2.0-or-later
2/*
3 * at91sam9x5.dtsi - Device Tree Include file for AT91SAM9x5 family SoC
4 * applies to AT91SAM9G15, AT91SAM9G25, AT91SAM9G35,
5 * AT91SAM9X25, AT91SAM9X35 SoC
6 *
7 * Copyright (C) 2012 Atmel,
8 * 2012 Nicolas Ferre <nicolas.ferre@atmel.com>
9 */
10
11#include <dt-bindings/dma/at91.h>
12#include <dt-bindings/pinctrl/at91.h>
13#include <dt-bindings/interrupt-controller/irq.h>
14#include <dt-bindings/gpio/gpio.h>
15#include <dt-bindings/clock/at91.h>
16
17/ {
18 #address-cells = <1>;
19 #size-cells = <1>;
20 model = "Atmel AT91SAM9x5 family SoC";
21 compatible = "atmel,at91sam9x5";
22 interrupt-parent = <&aic>;
23
24 aliases {
25 serial0 = &dbgu;
26 serial1 = &usart0;
27 serial2 = &usart1;
28 serial3 = &usart2;
29 gpio0 = &pioA;
30 gpio1 = &pioB;
31 gpio2 = &pioC;
32 gpio3 = &pioD;
33 tcb0 = &tcb0;
34 tcb1 = &tcb1;
35 i2c0 = &i2c0;
36 i2c1 = &i2c1;
37 i2c2 = &i2c2;
38 ssc0 = &ssc0;
39 pwm0 = &pwm0;
40 };
41 cpus {
42 #address-cells = <0>;
43 #size-cells = <0>;
44
45 cpu {
46 compatible = "arm,arm926ej-s";
47 device_type = "cpu";
48 };
49 };
50
51 memory {
52 device_type = "memory";
53 reg = <0x20000000 0x10000000>;
54 };
55
56 clocks {
57 slow_xtal: slow_xtal {
58 compatible = "fixed-clock";
59 #clock-cells = <0>;
60 clock-frequency = <0>;
61 };
62
63 main_xtal: main_xtal {
64 compatible = "fixed-clock";
65 #clock-cells = <0>;
66 clock-frequency = <0>;
67 };
68
69 adc_op_clk: adc_op_clk{
70 compatible = "fixed-clock";
71 #clock-cells = <0>;
72 clock-frequency = <1000000>;
73 };
74 };
75
76 sram: sram@300000 {
77 compatible = "mmio-sram";
78 reg = <0x00300000 0x8000>;
79 };
80
81 ahb {
82 compatible = "simple-bus";
83 #address-cells = <1>;
84 #size-cells = <1>;
85 ranges;
86
87 apb {
88 compatible = "simple-bus";
89 #address-cells = <1>;
90 #size-cells = <1>;
91 ranges;
92
93 aic: interrupt-controller@fffff000 {
94 #interrupt-cells = <3>;
95 compatible = "atmel,at91rm9200-aic";
96 interrupt-controller;
97 reg = <0xfffff000 0x200>;
98 atmel,external-irqs = <31>;
99 };
100
101 matrix: matrix@ffffde00 {
102 compatible = "atmel,at91sam9x5-matrix", "syscon";
103 reg = <0xffffde00 0x100>;
104 };
105
106 pmecc: ecc-engine@ffffe000 {
107 compatible = "atmel,at91sam9g45-pmecc";
108 reg = <0xffffe000 0x600>,
109 <0xffffe600 0x200>;
110 };
111
112 ramc0: ramc@ffffe800 {
113 compatible = "atmel,at91sam9g45-ddramc";
114 reg = <0xffffe800 0x200>;
115 clocks = <&pmc PMC_TYPE_SYSTEM 2>;
116 clock-names = "ddrck";
117 };
118
119 smc: smc@ffffea00 {
120 compatible = "atmel,at91sam9260-smc", "syscon";
121 reg = <0xffffea00 0x200>;
122 };
123
124 pmc: pmc@fffffc00 {
125 compatible = "atmel,at91sam9x5-pmc", "syscon";
126 reg = <0xfffffc00 0x200>;
127 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
128 #clock-cells = <2>;
129 clocks = <&clk32k>, <&main_xtal>;
130 clock-names = "slow_clk", "main_xtal";
131 };
132
133 reset_controller: rstc@fffffe00 {
134 compatible = "atmel,at91sam9g45-rstc";
135 reg = <0xfffffe00 0x10>;
136 clocks = <&clk32k>;
137 };
138
139 shutdown_controller: shdwc@fffffe10 {
140 compatible = "atmel,at91sam9x5-shdwc";
141 reg = <0xfffffe10 0x10>;
142 clocks = <&clk32k>;
143 };
144
145 pit: timer@fffffe30 {
146 compatible = "atmel,at91sam9260-pit";
147 reg = <0xfffffe30 0xf>;
148 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
149 clocks = <&pmc PMC_TYPE_CORE PMC_MCK>;
150 };
151
152 clk32k: sckc@fffffe50 {
153 compatible = "atmel,at91sam9x5-sckc";
154 reg = <0xfffffe50 0x4>;
155 clocks = <&slow_xtal>;
156 #clock-cells = <0>;
157 };
158
159 tcb0: timer@f8008000 {
160 compatible = "atmel,at91sam9x5-tcb", "simple-mfd", "syscon";
161 #address-cells = <1>;
162 #size-cells = <0>;
163 reg = <0xf8008000 0x100>;
164 interrupts = <17 IRQ_TYPE_LEVEL_HIGH 0>;
165 clocks = <&pmc PMC_TYPE_PERIPHERAL 17>, <&clk32k>;
166 clock-names = "t0_clk", "slow_clk";
167 };
168
169 tcb1: timer@f800c000 {
170 compatible = "atmel,at91sam9x5-tcb", "simple-mfd", "syscon";
171 #address-cells = <1>;
172 #size-cells = <0>;
173 reg = <0xf800c000 0x100>;
174 interrupts = <17 IRQ_TYPE_LEVEL_HIGH 0>;
175 clocks = <&pmc PMC_TYPE_PERIPHERAL 17>, <&clk32k>;
176 clock-names = "t0_clk", "slow_clk";
177 };
178
179 dma0: dma-controller@ffffec00 {
180 compatible = "atmel,at91sam9g45-dma";
181 reg = <0xffffec00 0x200>;
182 interrupts = <20 IRQ_TYPE_LEVEL_HIGH 0>;
183 #dma-cells = <2>;
184 clocks = <&pmc PMC_TYPE_PERIPHERAL 20>;
185 clock-names = "dma_clk";
186 };
187
188 dma1: dma-controller@ffffee00 {
189 compatible = "atmel,at91sam9g45-dma";
190 reg = <0xffffee00 0x200>;
191 interrupts = <21 IRQ_TYPE_LEVEL_HIGH 0>;
192 #dma-cells = <2>;
193 clocks = <&pmc PMC_TYPE_PERIPHERAL 21>;
194 clock-names = "dma_clk";
195 };
196
197 pinctrl: pinctrl@fffff400 {
198 #address-cells = <1>;
199 #size-cells = <1>;
200 compatible = "atmel,at91sam9x5-pinctrl", "atmel,at91rm9200-pinctrl", "simple-bus";
201 ranges = <0xfffff400 0xfffff400 0x800>;
202
203 /* shared pinctrl settings */
204 dbgu {
205 pinctrl_dbgu: dbgu-0 {
206 atmel,pins =
207 <AT91_PIOA 9 AT91_PERIPH_A AT91_PINCTRL_PULL_UP
208 AT91_PIOA 10 AT91_PERIPH_A AT91_PINCTRL_NONE>;
209 };
210 };
211
212 ebi {
213 pinctrl_ebi_data_0_7: ebi-data-lsb-0 {
214 atmel,pins =
215 <AT91_PIOD 6 AT91_PERIPH_A AT91_PINCTRL_NONE
216 AT91_PIOD 7 AT91_PERIPH_A AT91_PINCTRL_NONE
217 AT91_PIOD 8 AT91_PERIPH_A AT91_PINCTRL_NONE
218 AT91_PIOD 9 AT91_PERIPH_A AT91_PINCTRL_NONE
219 AT91_PIOD 10 AT91_PERIPH_A AT91_PINCTRL_NONE
220 AT91_PIOD 11 AT91_PERIPH_A AT91_PINCTRL_NONE
221 AT91_PIOD 12 AT91_PERIPH_A AT91_PINCTRL_NONE
222 AT91_PIOD 13 AT91_PERIPH_A AT91_PINCTRL_NONE>;
223 };
224
225 pinctrl_ebi_data_8_15: ebi-data-msb-0 {
226 atmel,pins =
227 <AT91_PIOD 14 AT91_PERIPH_A AT91_PINCTRL_NONE
228 AT91_PIOD 15 AT91_PERIPH_A AT91_PINCTRL_NONE
229 AT91_PIOD 16 AT91_PERIPH_A AT91_PINCTRL_NONE
230 AT91_PIOD 17 AT91_PERIPH_A AT91_PINCTRL_NONE
231 AT91_PIOD 18 AT91_PERIPH_A AT91_PINCTRL_NONE
232 AT91_PIOD 19 AT91_PERIPH_A AT91_PINCTRL_NONE
233 AT91_PIOD 20 AT91_PERIPH_A AT91_PINCTRL_NONE
234 AT91_PIOD 21 AT91_PERIPH_A AT91_PINCTRL_NONE>;
235 };
236
237 pinctrl_ebi_addr_nand: ebi-addr-0 {
238 atmel,pins =
239 <AT91_PIOD 2 AT91_PERIPH_A AT91_PINCTRL_NONE
240 AT91_PIOD 3 AT91_PERIPH_A AT91_PINCTRL_NONE>;
241 };
242 };
243
244 usart0 {
245 pinctrl_usart0: usart0-0 {
246 atmel,pins =
247 <AT91_PIOA 0 AT91_PERIPH_A AT91_PINCTRL_NONE
248 AT91_PIOA 1 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;
249 };
250
251 pinctrl_usart0_rts: usart0_rts-0 {
252 atmel,pins =
253 <AT91_PIOA 2 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA2 periph A */
254 };
255
256 pinctrl_usart0_cts: usart0_cts-0 {
257 atmel,pins =
258 <AT91_PIOA 3 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA3 periph A */
259 };
260
261 pinctrl_usart0_sck: usart0_sck-0 {
262 atmel,pins =
263 <AT91_PIOA 4 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA4 periph A */
264 };
265 };
266
267 usart1 {
268 pinctrl_usart1: usart1-0 {
269 atmel,pins =
270 <AT91_PIOA 5 AT91_PERIPH_A AT91_PINCTRL_NONE
271 AT91_PIOA 6 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;
272 };
273
274 pinctrl_usart1_rts: usart1_rts-0 {
275 atmel,pins =
276 <AT91_PIOC 27 AT91_PERIPH_C AT91_PINCTRL_NONE>; /* PC27 periph C */
277 };
278
279 pinctrl_usart1_cts: usart1_cts-0 {
280 atmel,pins =
281 <AT91_PIOC 28 AT91_PERIPH_C AT91_PINCTRL_NONE>; /* PC28 periph C */
282 };
283
284 pinctrl_usart1_sck: usart1_sck-0 {
285 atmel,pins =
286 <AT91_PIOC 29 AT91_PERIPH_C AT91_PINCTRL_NONE>; /* PC29 periph C */
287 };
288 };
289
290 usart2 {
291 pinctrl_usart2: usart2-0 {
292 atmel,pins =
293 <AT91_PIOA 7 AT91_PERIPH_A AT91_PINCTRL_NONE
294 AT91_PIOA 8 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;
295 };
296
297 pinctrl_usart2_rts: usart2_rts-0 {
298 atmel,pins =
299 <AT91_PIOB 0 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PB0 periph B */
300 };
301
302 pinctrl_usart2_cts: usart2_cts-0 {
303 atmel,pins =
304 <AT91_PIOB 1 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PB1 periph B */
305 };
306
307 pinctrl_usart2_sck: usart2_sck-0 {
308 atmel,pins =
309 <AT91_PIOB 2 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PB2 periph B */
310 };
311 };
312
313 uart0 {
314 pinctrl_uart0: uart0-0 {
315 atmel,pins =
316 <AT91_PIOC 8 AT91_PERIPH_C AT91_PINCTRL_NONE /* PC8 periph C */
317 AT91_PIOC 9 AT91_PERIPH_C AT91_PINCTRL_PULL_UP>; /* PC9 periph C with pullup */
318 };
319 };
320
321 uart1 {
322 pinctrl_uart1: uart1-0 {
323 atmel,pins =
324 <AT91_PIOC 16 AT91_PERIPH_C AT91_PINCTRL_NONE /* PC16 periph C */
325 AT91_PIOC 17 AT91_PERIPH_C AT91_PINCTRL_PULL_UP>; /* PC17 periph C with pullup */
326 };
327 };
328
329 nand {
330 pinctrl_nand_oe_we: nand-oe-we-0 {
331 atmel,pins =
332 <AT91_PIOD 0 AT91_PERIPH_A AT91_PINCTRL_NONE
333 AT91_PIOD 1 AT91_PERIPH_A AT91_PINCTRL_NONE>;
334 };
335
336 pinctrl_nand_rb: nand-rb-0 {
337 atmel,pins =
338 <AT91_PIOD 5 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP>;
339 };
340
341 pinctrl_nand_cs: nand-cs-0 {
342 atmel,pins =
343 <AT91_PIOD 4 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP>;
344 };
345 };
346
347 mmc0 {
348 pinctrl_mmc0_slot0_clk_cmd_dat0: mmc0_slot0_clk_cmd_dat0-0 {
349 atmel,pins =
350 <AT91_PIOA 17 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA17 periph A */
351 AT91_PIOA 16 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA16 periph A with pullup */
352 AT91_PIOA 15 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA15 periph A with pullup */
353 };
354
355 pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {
356 atmel,pins =
357 <AT91_PIOA 18 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA18 periph A with pullup */
358 AT91_PIOA 19 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA19 periph A with pullup */
359 AT91_PIOA 20 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA20 periph A with pullup */
360 };
361 };
362
363 mmc1 {
364 pinctrl_mmc1_slot0_clk_cmd_dat0: mmc1_slot0_clk_cmd_dat0-0 {
365 atmel,pins =
366 <AT91_PIOA 13 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA13 periph B */
367 AT91_PIOA 12 AT91_PERIPH_B AT91_PINCTRL_PULL_UP /* PA12 periph B with pullup */
368 AT91_PIOA 11 AT91_PERIPH_B AT91_PINCTRL_PULL_UP>; /* PA11 periph B with pullup */
369 };
370
371 pinctrl_mmc1_slot0_dat1_3: mmc1_slot0_dat1_3-0 {
372 atmel,pins =
373 <AT91_PIOA 2 AT91_PERIPH_B AT91_PINCTRL_PULL_UP /* PA2 periph B with pullup */
374 AT91_PIOA 3 AT91_PERIPH_B AT91_PINCTRL_PULL_UP /* PA3 periph B with pullup */
375 AT91_PIOA 4 AT91_PERIPH_B AT91_PINCTRL_PULL_UP>; /* PA4 periph B with pullup */
376 };
377 };
378
379 ssc0 {
380 pinctrl_ssc0_tx: ssc0_tx-0 {
381 atmel,pins =
382 <AT91_PIOA 24 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA24 periph B */
383 AT91_PIOA 25 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA25 periph B */
384 AT91_PIOA 26 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PA26 periph B */
385 };
386
387 pinctrl_ssc0_rx: ssc0_rx-0 {
388 atmel,pins =
389 <AT91_PIOA 27 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA27 periph B */
390 AT91_PIOA 28 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA28 periph B */
391 AT91_PIOA 29 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PA29 periph B */
392 };
393 };
394
395 spi0 {
396 pinctrl_spi0: spi0-0 {
397 atmel,pins =
398 <AT91_PIOA 11 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA11 periph A SPI0_MISO pin */
399 AT91_PIOA 12 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA12 periph A SPI0_MOSI pin */
400 AT91_PIOA 13 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA13 periph A SPI0_SPCK pin */
401 };
402 };
403
404 spi1 {
405 pinctrl_spi1: spi1-0 {
406 atmel,pins =
407 <AT91_PIOA 21 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA21 periph B SPI1_MISO pin */
408 AT91_PIOA 22 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA22 periph B SPI1_MOSI pin */
409 AT91_PIOA 23 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PA23 periph B SPI1_SPCK pin */
410 };
411 };
412
413 i2c0 {
414 pinctrl_i2c0: i2c0-0 {
415 atmel,pins =
416 <AT91_PIOA 30 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA30 periph A I2C0 data */
417 AT91_PIOA 31 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA31 periph A I2C0 clock */
418 };
419 };
420
421 i2c1 {
422 pinctrl_i2c1: i2c1-0 {
423 atmel,pins =
424 <AT91_PIOC 0 AT91_PERIPH_C AT91_PINCTRL_NONE /* PC0 periph C I2C1 data */
425 AT91_PIOC 1 AT91_PERIPH_C AT91_PINCTRL_NONE>; /* PC1 periph C I2C1 clock */
426 };
427 };
428
429 i2c2 {
430 pinctrl_i2c2: i2c2-0 {
431 atmel,pins =
432 <AT91_PIOB 4 AT91_PERIPH_B AT91_PINCTRL_NONE /* PB4 periph B I2C2 data */
433 AT91_PIOB 5 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PB5 periph B I2C2 clock */
434 };
435 };
436
437 i2c_gpio0 {
438 pinctrl_i2c_gpio0: i2c_gpio0-0 {
439 atmel,pins =
440 <AT91_PIOA 30 AT91_PERIPH_GPIO AT91_PINCTRL_MULTI_DRIVE /* PA30 gpio multidrive I2C0 data */
441 AT91_PIOA 31 AT91_PERIPH_GPIO AT91_PINCTRL_MULTI_DRIVE>; /* PA31 gpio multidrive I2C0 clock */
442 };
443 };
444
445 i2c_gpio1 {
446 pinctrl_i2c_gpio1: i2c_gpio1-0 {
447 atmel,pins =
448 <AT91_PIOC 0 AT91_PERIPH_GPIO AT91_PINCTRL_MULTI_DRIVE /* PC0 gpio multidrive I2C1 data */
449 AT91_PIOC 1 AT91_PERIPH_GPIO AT91_PINCTRL_MULTI_DRIVE>; /* PC1 gpio multidrive I2C1 clock */
450 };
451 };
452
453 i2c_gpio2 {
454 pinctrl_i2c_gpio2: i2c_gpio2-0 {
455 atmel,pins =
456 <AT91_PIOB 4 AT91_PERIPH_GPIO AT91_PINCTRL_MULTI_DRIVE /* PB4 gpio multidrive I2C2 data */
457 AT91_PIOB 5 AT91_PERIPH_GPIO AT91_PINCTRL_MULTI_DRIVE>; /* PB5 gpio multidrive I2C2 clock */
458 };
459 };
460
461 pwm0 {
462 pinctrl_pwm0_pwm0_0: pwm0_pwm0-0 {
463 atmel,pins =
464 <AT91_PIOB 11 AT91_PERIPH_B AT91_PINCTRL_NONE>;
465 };
466 pinctrl_pwm0_pwm0_1: pwm0_pwm0-1 {
467 atmel,pins =
468 <AT91_PIOC 10 AT91_PERIPH_C AT91_PINCTRL_NONE>;
469 };
470 pinctrl_pwm0_pwm0_2: pwm0_pwm0-2 {
471 atmel,pins =
472 <AT91_PIOC 18 AT91_PERIPH_C AT91_PINCTRL_NONE>;
473 };
474
475 pinctrl_pwm0_pwm1_0: pwm0_pwm1-0 {
476 atmel,pins =
477 <AT91_PIOB 12 AT91_PERIPH_B AT91_PINCTRL_NONE>;
478 };
479 pinctrl_pwm0_pwm1_1: pwm0_pwm1-1 {
480 atmel,pins =
481 <AT91_PIOC 11 AT91_PERIPH_C AT91_PINCTRL_NONE>;
482 };
483 pinctrl_pwm0_pwm1_2: pwm0_pwm1-2 {
484 atmel,pins =
485 <AT91_PIOC 19 AT91_PERIPH_C AT91_PINCTRL_NONE>;
486 };
487
488 pinctrl_pwm0_pwm2_0: pwm0_pwm2-0 {
489 atmel,pins =
490 <AT91_PIOB 13 AT91_PERIPH_B AT91_PINCTRL_NONE>;
491 };
492 pinctrl_pwm0_pwm2_1: pwm0_pwm2-1 {
493 atmel,pins =
494 <AT91_PIOC 20 AT91_PERIPH_C AT91_PINCTRL_NONE>;
495 };
496
497 pinctrl_pwm0_pwm3_0: pwm0_pwm3-0 {
498 atmel,pins =
499 <AT91_PIOB 14 AT91_PERIPH_B AT91_PINCTRL_NONE>;
500 };
501 pinctrl_pwm0_pwm3_1: pwm0_pwm3-1 {
502 atmel,pins =
503 <AT91_PIOC 21 AT91_PERIPH_C AT91_PINCTRL_NONE>;
504 };
505 };
506
507 tcb0 {
508 pinctrl_tcb0_tclk0: tcb0_tclk0-0 {
509 atmel,pins = <AT91_PIOA 24 AT91_PERIPH_A AT91_PINCTRL_NONE>;
510 };
511
512 pinctrl_tcb0_tclk1: tcb0_tclk1-0 {
513 atmel,pins = <AT91_PIOA 25 AT91_PERIPH_A AT91_PINCTRL_NONE>;
514 };
515
516 pinctrl_tcb0_tclk2: tcb0_tclk2-0 {
517 atmel,pins = <AT91_PIOA 26 AT91_PERIPH_A AT91_PINCTRL_NONE>;
518 };
519
520 pinctrl_tcb0_tioa0: tcb0_tioa0-0 {
521 atmel,pins = <AT91_PIOA 21 AT91_PERIPH_A AT91_PINCTRL_NONE>;
522 };
523
524 pinctrl_tcb0_tioa1: tcb0_tioa1-0 {
525 atmel,pins = <AT91_PIOA 22 AT91_PERIPH_A AT91_PINCTRL_NONE>;
526 };
527
528 pinctrl_tcb0_tioa2: tcb0_tioa2-0 {
529 atmel,pins = <AT91_PIOA 23 AT91_PERIPH_A AT91_PINCTRL_NONE>;
530 };
531
532 pinctrl_tcb0_tiob0: tcb0_tiob0-0 {
533 atmel,pins = <AT91_PIOA 27 AT91_PERIPH_A AT91_PINCTRL_NONE>;
534 };
535
536 pinctrl_tcb0_tiob1: tcb0_tiob1-0 {
537 atmel,pins = <AT91_PIOA 28 AT91_PERIPH_A AT91_PINCTRL_NONE>;
538 };
539
540 pinctrl_tcb0_tiob2: tcb0_tiob2-0 {
541 atmel,pins = <AT91_PIOA 29 AT91_PERIPH_A AT91_PINCTRL_NONE>;
542 };
543 };
544
545 tcb1 {
546 pinctrl_tcb1_tclk0: tcb1_tclk0-0 {
547 atmel,pins = <AT91_PIOC 4 AT91_PERIPH_C AT91_PINCTRL_NONE>;
548 };
549
550 pinctrl_tcb1_tclk1: tcb1_tclk1-0 {
551 atmel,pins = <AT91_PIOC 7 AT91_PERIPH_C AT91_PINCTRL_NONE>;
552 };
553
554 pinctrl_tcb1_tclk2: tcb1_tclk2-0 {
555 atmel,pins = <AT91_PIOC 14 AT91_PERIPH_C AT91_PINCTRL_NONE>;
556 };
557
558 pinctrl_tcb1_tioa0: tcb1_tioa0-0 {
559 atmel,pins = <AT91_PIOC 2 AT91_PERIPH_C AT91_PINCTRL_NONE>;
560 };
561
562 pinctrl_tcb1_tioa1: tcb1_tioa1-0 {
563 atmel,pins = <AT91_PIOC 5 AT91_PERIPH_C AT91_PINCTRL_NONE>;
564 };
565
566 pinctrl_tcb1_tioa2: tcb1_tioa2-0 {
567 atmel,pins = <AT91_PIOC 12 AT91_PERIPH_C AT91_PINCTRL_NONE>;
568 };
569
570 pinctrl_tcb1_tiob0: tcb1_tiob0-0 {
571 atmel,pins = <AT91_PIOC 3 AT91_PERIPH_C AT91_PINCTRL_NONE>;
572 };
573
574 pinctrl_tcb1_tiob1: tcb1_tiob1-0 {
575 atmel,pins = <AT91_PIOC 6 AT91_PERIPH_C AT91_PINCTRL_NONE>;
576 };
577
578 pinctrl_tcb1_tiob2: tcb1_tiob2-0 {
579 atmel,pins = <AT91_PIOC 13 AT91_PERIPH_C AT91_PINCTRL_NONE>;
580 };
581 };
582
583 pioA: gpio@fffff400 {
584 compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
585 reg = <0xfffff400 0x200>;
586 interrupts = <2 IRQ_TYPE_LEVEL_HIGH 1>;
587 #gpio-cells = <2>;
588 gpio-controller;
589 interrupt-controller;
590 #interrupt-cells = <2>;
591 clocks = <&pmc PMC_TYPE_PERIPHERAL 2>;
592 };
593
594 pioB: gpio@fffff600 {
595 compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
596 reg = <0xfffff600 0x200>;
597 interrupts = <2 IRQ_TYPE_LEVEL_HIGH 1>;
598 #gpio-cells = <2>;
599 gpio-controller;
600 #gpio-lines = <19>;
601 interrupt-controller;
602 #interrupt-cells = <2>;
603 clocks = <&pmc PMC_TYPE_PERIPHERAL 2>;
604 };
605
606 pioC: gpio@fffff800 {
607 compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
608 reg = <0xfffff800 0x200>;
609 interrupts = <3 IRQ_TYPE_LEVEL_HIGH 1>;
610 #gpio-cells = <2>;
611 gpio-controller;
612 interrupt-controller;
613 #interrupt-cells = <2>;
614 clocks = <&pmc PMC_TYPE_PERIPHERAL 3>;
615 };
616
617 pioD: gpio@fffffa00 {
618 compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
619 reg = <0xfffffa00 0x200>;
620 interrupts = <3 IRQ_TYPE_LEVEL_HIGH 1>;
621 #gpio-cells = <2>;
622 gpio-controller;
623 #gpio-lines = <22>;
624 interrupt-controller;
625 #interrupt-cells = <2>;
626 clocks = <&pmc PMC_TYPE_PERIPHERAL 3>;
627 };
628 };
629
630 ssc0: ssc@f0010000 {
631 compatible = "atmel,at91sam9g45-ssc";
632 reg = <0xf0010000 0x4000>;
633 interrupts = <28 IRQ_TYPE_LEVEL_HIGH 5>;
634 dmas = <&dma0 1 AT91_DMA_CFG_PER_ID(13)>,
635 <&dma0 1 AT91_DMA_CFG_PER_ID(14)>;
636 dma-names = "tx", "rx";
637 pinctrl-names = "default";
638 pinctrl-0 = <&pinctrl_ssc0_tx &pinctrl_ssc0_rx>;
639 clocks = <&pmc PMC_TYPE_PERIPHERAL 28>;
640 clock-names = "pclk";
641 status = "disabled";
642 };
643
644 mmc0: mmc@f0008000 {
645 compatible = "atmel,hsmci";
646 reg = <0xf0008000 0x600>;
647 interrupts = <12 IRQ_TYPE_LEVEL_HIGH 0>;
648 dmas = <&dma0 1 AT91_DMA_CFG_PER_ID(0)>;
649 dma-names = "rxtx";
650 pinctrl-names = "default";
651 clocks = <&pmc PMC_TYPE_PERIPHERAL 12>;
652 clock-names = "mci_clk";
653 #address-cells = <1>;
654 #size-cells = <0>;
655 status = "disabled";
656 };
657
658 mmc1: mmc@f000c000 {
659 compatible = "atmel,hsmci";
660 reg = <0xf000c000 0x600>;
661 interrupts = <26 IRQ_TYPE_LEVEL_HIGH 0>;
662 dmas = <&dma1 1 AT91_DMA_CFG_PER_ID(0)>;
663 dma-names = "rxtx";
664 pinctrl-names = "default";
665 clocks = <&pmc PMC_TYPE_PERIPHERAL 26>;
666 clock-names = "mci_clk";
667 #address-cells = <1>;
668 #size-cells = <0>;
669 status = "disabled";
670 };
671
672 dbgu: serial@fffff200 {
673 compatible = "atmel,at91sam9260-dbgu", "atmel,at91sam9260-usart";
674 reg = <0xfffff200 0x200>;
675 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
676 pinctrl-names = "default";
677 pinctrl-0 = <&pinctrl_dbgu>;
678 dmas = <&dma1 1 AT91_DMA_CFG_PER_ID(8)>,
679 <&dma1 1 (AT91_DMA_CFG_PER_ID(9) | AT91_DMA_CFG_FIFOCFG_ASAP)>;
680 dma-names = "tx", "rx";
681 clocks = <&pmc PMC_TYPE_CORE PMC_MCK>;
682 clock-names = "usart";
683 status = "disabled";
684 };
685
686 usart0: serial@f801c000 {
687 compatible = "atmel,at91sam9260-usart";
688 reg = <0xf801c000 0x200>;
689 interrupts = <5 IRQ_TYPE_LEVEL_HIGH 5>;
690 pinctrl-names = "default";
691 pinctrl-0 = <&pinctrl_usart0>;
692 dmas = <&dma0 1 AT91_DMA_CFG_PER_ID(3)>,
693 <&dma0 1 (AT91_DMA_CFG_PER_ID(4) | AT91_DMA_CFG_FIFOCFG_ASAP)>;
694 dma-names = "tx", "rx";
695 clocks = <&pmc PMC_TYPE_PERIPHERAL 5>;
696 clock-names = "usart";
697 status = "disabled";
698 };
699
700 usart1: serial@f8020000 {
701 compatible = "atmel,at91sam9260-usart";
702 reg = <0xf8020000 0x200>;
703 interrupts = <6 IRQ_TYPE_LEVEL_HIGH 5>;
704 pinctrl-names = "default";
705 pinctrl-0 = <&pinctrl_usart1>;
706 dmas = <&dma0 1 AT91_DMA_CFG_PER_ID(5)>,
707 <&dma0 1 (AT91_DMA_CFG_PER_ID(6) | AT91_DMA_CFG_FIFOCFG_ASAP)>;
708 dma-names = "tx", "rx";
709 clocks = <&pmc PMC_TYPE_PERIPHERAL 6>;
710 clock-names = "usart";
711 status = "disabled";
712 };
713
714 usart2: serial@f8024000 {
715 compatible = "atmel,at91sam9260-usart";
716 reg = <0xf8024000 0x200>;
717 interrupts = <7 IRQ_TYPE_LEVEL_HIGH 5>;
718 pinctrl-names = "default";
719 pinctrl-0 = <&pinctrl_usart2>;
720 dmas = <&dma1 1 AT91_DMA_CFG_PER_ID(12)>,
721 <&dma1 1 (AT91_DMA_CFG_PER_ID(13) | AT91_DMA_CFG_FIFOCFG_ASAP)>;
722 dma-names = "tx", "rx";
723 clocks = <&pmc PMC_TYPE_PERIPHERAL 7>;
724 clock-names = "usart";
725 status = "disabled";
726 };
727
728 i2c0: i2c@f8010000 {
729 compatible = "atmel,at91sam9x5-i2c";
730 reg = <0xf8010000 0x100>;
731 interrupts = <9 IRQ_TYPE_LEVEL_HIGH 6>;
732 dmas = <&dma0 1 AT91_DMA_CFG_PER_ID(7)>,
733 <&dma0 1 AT91_DMA_CFG_PER_ID(8)>;
734 dma-names = "tx", "rx";
735 #address-cells = <1>;
736 #size-cells = <0>;
737 pinctrl-names = "default";
738 pinctrl-0 = <&pinctrl_i2c0>;
739 clocks = <&pmc PMC_TYPE_PERIPHERAL 9>;
740 status = "disabled";
741 };
742
743 i2c1: i2c@f8014000 {
744 compatible = "atmel,at91sam9x5-i2c";
745 reg = <0xf8014000 0x100>;
746 interrupts = <10 IRQ_TYPE_LEVEL_HIGH 6>;
747 dmas = <&dma1 1 AT91_DMA_CFG_PER_ID(5)>,
748 <&dma1 1 AT91_DMA_CFG_PER_ID(6)>;
749 dma-names = "tx", "rx";
750 #address-cells = <1>;
751 #size-cells = <0>;
752 pinctrl-names = "default";
753 pinctrl-0 = <&pinctrl_i2c1>;
754 clocks = <&pmc PMC_TYPE_PERIPHERAL 10>;
755 status = "disabled";
756 };
757
758 i2c2: i2c@f8018000 {
759 compatible = "atmel,at91sam9x5-i2c";
760 reg = <0xf8018000 0x100>;
761 interrupts = <11 IRQ_TYPE_LEVEL_HIGH 6>;
762 dmas = <&dma0 1 AT91_DMA_CFG_PER_ID(9)>,
763 <&dma0 1 AT91_DMA_CFG_PER_ID(10)>;
764 dma-names = "tx", "rx";
765 #address-cells = <1>;
766 #size-cells = <0>;
767 pinctrl-names = "default";
768 pinctrl-0 = <&pinctrl_i2c2>;
769 clocks = <&pmc PMC_TYPE_PERIPHERAL 11>;
770 status = "disabled";
771 };
772
773 uart0: serial@f8040000 {
774 compatible = "atmel,at91sam9260-usart";
775 reg = <0xf8040000 0x200>;
776 interrupts = <15 IRQ_TYPE_LEVEL_HIGH 5>;
777 pinctrl-names = "default";
778 pinctrl-0 = <&pinctrl_uart0>;
779 clocks = <&pmc PMC_TYPE_PERIPHERAL 15>;
780 clock-names = "usart";
781 status = "disabled";
782 };
783
784 uart1: serial@f8044000 {
785 compatible = "atmel,at91sam9260-usart";
786 reg = <0xf8044000 0x200>;
787 interrupts = <16 IRQ_TYPE_LEVEL_HIGH 5>;
788 pinctrl-names = "default";
789 pinctrl-0 = <&pinctrl_uart1>;
790 clocks = <&pmc PMC_TYPE_PERIPHERAL 16>;
791 clock-names = "usart";
792 status = "disabled";
793 };
794
795 adc0: adc@f804c000 {
796 #address-cells = <1>;
797 #size-cells = <0>;
798 compatible = "atmel,at91sam9x5-adc";
799 reg = <0xf804c000 0x100>;
800 interrupts = <19 IRQ_TYPE_LEVEL_HIGH 0>;
801 clocks = <&pmc PMC_TYPE_PERIPHERAL 19>,
802 <&adc_op_clk>;
803 clock-names = "adc_clk", "adc_op_clk";
804 atmel,adc-use-external-triggers;
805 atmel,adc-channels-used = <0xffff>;
806 atmel,adc-vref = <3300>;
807 atmel,adc-startup-time = <40>;
808 atmel,adc-sample-hold-time = <11>;
809 atmel,adc-res = <8 10>;
810 atmel,adc-res-names = "lowres", "highres";
811 atmel,adc-use-res = "highres";
812
813 trigger0 {
814 trigger-name = "external-rising";
815 trigger-value = <0x1>;
816 trigger-external;
817 };
818
819 trigger1 {
820 trigger-name = "external-falling";
821 trigger-value = <0x2>;
822 trigger-external;
823 };
824
825 trigger2 {
826 trigger-name = "external-any";
827 trigger-value = <0x3>;
828 trigger-external;
829 };
830
831 trigger3 {
832 trigger-name = "continuous";
833 trigger-value = <0x6>;
834 };
835 };
836
837 spi0: spi@f0000000 {
838 #address-cells = <1>;
839 #size-cells = <0>;
840 compatible = "atmel,at91rm9200-spi";
841 reg = <0xf0000000 0x100>;
842 interrupts = <13 IRQ_TYPE_LEVEL_HIGH 3>;
843 dmas = <&dma0 1 AT91_DMA_CFG_PER_ID(1)>,
844 <&dma0 1 AT91_DMA_CFG_PER_ID(2)>;
845 dma-names = "tx", "rx";
846 pinctrl-names = "default";
847 pinctrl-0 = <&pinctrl_spi0>;
848 clocks = <&pmc PMC_TYPE_PERIPHERAL 13>;
849 clock-names = "spi_clk";
850 status = "disabled";
851 };
852
853 spi1: spi@f0004000 {
854 #address-cells = <1>;
855 #size-cells = <0>;
856 compatible = "atmel,at91rm9200-spi";
857 reg = <0xf0004000 0x100>;
858 interrupts = <14 IRQ_TYPE_LEVEL_HIGH 3>;
859 dmas = <&dma1 1 AT91_DMA_CFG_PER_ID(1)>,
860 <&dma1 1 AT91_DMA_CFG_PER_ID(2)>;
861 dma-names = "tx", "rx";
862 pinctrl-names = "default";
863 pinctrl-0 = <&pinctrl_spi1>;
864 clocks = <&pmc PMC_TYPE_PERIPHERAL 14>;
865 clock-names = "spi_clk";
866 status = "disabled";
867 };
868
869 usb2: gadget@f803c000 {
870 #address-cells = <1>;
871 #size-cells = <0>;
872 compatible = "atmel,at91sam9g45-udc";
873 reg = <0x00500000 0x80000
874 0xf803c000 0x400>;
875 interrupts = <23 IRQ_TYPE_LEVEL_HIGH 0>;
876 clocks = <&pmc PMC_TYPE_CORE PMC_UTMI>, <&pmc PMC_TYPE_PERIPHERAL 23>;
877 clock-names = "hclk", "pclk";
878 status = "disabled";
879
880 ep@0 {
881 reg = <0>;
882 atmel,fifo-size = <64>;
883 atmel,nb-banks = <1>;
884 };
885
886 ep@1 {
887 reg = <1>;
888 atmel,fifo-size = <1024>;
889 atmel,nb-banks = <2>;
890 atmel,can-dma;
891 atmel,can-isoc;
892 };
893
894 ep@2 {
895 reg = <2>;
896 atmel,fifo-size = <1024>;
897 atmel,nb-banks = <2>;
898 atmel,can-dma;
899 atmel,can-isoc;
900 };
901
902 ep@3 {
903 reg = <3>;
904 atmel,fifo-size = <1024>;
905 atmel,nb-banks = <3>;
906 atmel,can-dma;
907 };
908
909 ep@4 {
910 reg = <4>;
911 atmel,fifo-size = <1024>;
912 atmel,nb-banks = <3>;
913 atmel,can-dma;
914 };
915
916 ep@5 {
917 reg = <5>;
918 atmel,fifo-size = <1024>;
919 atmel,nb-banks = <3>;
920 atmel,can-dma;
921 atmel,can-isoc;
922 };
923
924 ep@6 {
925 reg = <6>;
926 atmel,fifo-size = <1024>;
927 atmel,nb-banks = <3>;
928 atmel,can-dma;
929 atmel,can-isoc;
930 };
931 };
932
933 watchdog: watchdog@fffffe40 {
934 compatible = "atmel,at91sam9260-wdt";
935 reg = <0xfffffe40 0x10>;
936 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
937 clocks = <&clk32k>;
938 atmel,watchdog-type = "hardware";
939 atmel,reset-type = "all";
940 atmel,dbg-halt;
941 status = "disabled";
942 };
943
944 rtc: rtc@fffffeb0 {
945 compatible = "atmel,at91sam9x5-rtc";
946 reg = <0xfffffeb0 0x40>;
947 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
948 clocks = <&clk32k>;
949 status = "disabled";
950 };
951
952 pwm0: pwm@f8034000 {
953 compatible = "atmel,at91sam9rl-pwm";
954 reg = <0xf8034000 0x300>;
955 interrupts = <18 IRQ_TYPE_LEVEL_HIGH 4>;
956 clocks = <&pmc PMC_TYPE_PERIPHERAL 18>;
957 #pwm-cells = <3>;
958 status = "disabled";
959 };
960 };
961
962 usb0: ohci@600000 {
963 compatible = "atmel,at91rm9200-ohci", "usb-ohci";
964 reg = <0x00600000 0x100000>;
965 interrupts = <22 IRQ_TYPE_LEVEL_HIGH 2>;
966 clocks = <&pmc PMC_TYPE_PERIPHERAL 22>, <&pmc PMC_TYPE_PERIPHERAL 22>, <&pmc PMC_TYPE_SYSTEM 6>;
967 clock-names = "ohci_clk", "hclk", "uhpck";
968 status = "disabled";
969 };
970
971 usb1: ehci@700000 {
972 compatible = "atmel,at91sam9g45-ehci", "usb-ehci";
973 reg = <0x00700000 0x100000>;
974 interrupts = <22 IRQ_TYPE_LEVEL_HIGH 2>;
975 clocks = <&pmc PMC_TYPE_CORE PMC_UTMI>, <&pmc PMC_TYPE_PERIPHERAL 22>;
976 clock-names = "usb_clk", "ehci_clk";
977 status = "disabled";
978 };
979
980 ebi: ebi@10000000 {
981 compatible = "atmel,at91sam9x5-ebi";
982 #address-cells = <2>;
983 #size-cells = <1>;
984 atmel,smc = <&smc>;
985 atmel,matrix = <&matrix>;
986 reg = <0x10000000 0x60000000>;
987 ranges = <0x0 0x0 0x10000000 0x10000000
988 0x1 0x0 0x20000000 0x10000000
989 0x2 0x0 0x30000000 0x10000000
990 0x3 0x0 0x40000000 0x10000000
991 0x4 0x0 0x50000000 0x10000000
992 0x5 0x0 0x60000000 0x10000000>;
993 clocks = <&pmc PMC_TYPE_CORE PMC_MCK>;
994 status = "disabled";
995
996 nand_controller: nand-controller {
997 compatible = "atmel,at91sam9g45-nand-controller";
998 ecc-engine = <&pmecc>;
999 #address-cells = <2>;
1000 #size-cells = <1>;
1001 ranges;
1002 status = "disabled";
1003 };
1004 };
1005 };
1006
1007 i2c-gpio-0 {
1008 compatible = "i2c-gpio";
1009 gpios = <&pioA 30 GPIO_ACTIVE_HIGH /* sda */
1010 &pioA 31 GPIO_ACTIVE_HIGH /* scl */
1011 >;
1012 i2c-gpio,sda-open-drain;
1013 i2c-gpio,scl-open-drain;
1014 i2c-gpio,delay-us = <2>; /* ~100 kHz */
1015 #address-cells = <1>;
1016 #size-cells = <0>;
1017 pinctrl-names = "default";
1018 pinctrl-0 = <&pinctrl_i2c_gpio0>;
1019 status = "disabled";
1020 };
1021
1022 i2c-gpio-1 {
1023 compatible = "i2c-gpio";
1024 gpios = <&pioC 0 GPIO_ACTIVE_HIGH /* sda */
1025 &pioC 1 GPIO_ACTIVE_HIGH /* scl */
1026 >;
1027 i2c-gpio,sda-open-drain;
1028 i2c-gpio,scl-open-drain;
1029 i2c-gpio,delay-us = <2>; /* ~100 kHz */
1030 #address-cells = <1>;
1031 #size-cells = <0>;
1032 pinctrl-names = "default";
1033 pinctrl-0 = <&pinctrl_i2c_gpio1>;
1034 status = "disabled";
1035 };
1036
1037 i2c-gpio-2 {
1038 compatible = "i2c-gpio";
1039 gpios = <&pioB 4 GPIO_ACTIVE_HIGH /* sda */
1040 &pioB 5 GPIO_ACTIVE_HIGH /* scl */
1041 >;
1042 i2c-gpio,sda-open-drain;
1043 i2c-gpio,scl-open-drain;
1044 i2c-gpio,delay-us = <2>; /* ~100 kHz */
1045 #address-cells = <1>;
1046 #size-cells = <0>;
1047 pinctrl-names = "default";
1048 pinctrl-0 = <&pinctrl_i2c_gpio2>;
1049 status = "disabled";
1050 };
1051};
1/*
2 * at91sam9x5.dtsi - Device Tree Include file for AT91SAM9x5 family SoC
3 * applies to AT91SAM9G15, AT91SAM9G25, AT91SAM9G35,
4 * AT91SAM9X25, AT91SAM9X35 SoC
5 *
6 * Copyright (C) 2012 Atmel,
7 * 2012 Nicolas Ferre <nicolas.ferre@atmel.com>
8 *
9 * Licensed under GPLv2 or later.
10 */
11
12#include "skeleton.dtsi"
13#include <dt-bindings/dma/at91.h>
14#include <dt-bindings/pinctrl/at91.h>
15#include <dt-bindings/interrupt-controller/irq.h>
16#include <dt-bindings/gpio/gpio.h>
17#include <dt-bindings/clock/at91.h>
18
19/ {
20 model = "Atmel AT91SAM9x5 family SoC";
21 compatible = "atmel,at91sam9x5";
22 interrupt-parent = <&aic>;
23
24 aliases {
25 serial0 = &dbgu;
26 serial1 = &usart0;
27 serial2 = &usart1;
28 serial3 = &usart2;
29 gpio0 = &pioA;
30 gpio1 = &pioB;
31 gpio2 = &pioC;
32 gpio3 = &pioD;
33 tcb0 = &tcb0;
34 tcb1 = &tcb1;
35 i2c0 = &i2c0;
36 i2c1 = &i2c1;
37 i2c2 = &i2c2;
38 ssc0 = &ssc0;
39 pwm0 = &pwm0;
40 };
41 cpus {
42 #address-cells = <0>;
43 #size-cells = <0>;
44
45 cpu {
46 compatible = "arm,arm926ej-s";
47 device_type = "cpu";
48 };
49 };
50
51 memory {
52 reg = <0x20000000 0x10000000>;
53 };
54
55 clocks {
56 slow_xtal: slow_xtal {
57 compatible = "fixed-clock";
58 #clock-cells = <0>;
59 clock-frequency = <0>;
60 };
61
62 main_xtal: main_xtal {
63 compatible = "fixed-clock";
64 #clock-cells = <0>;
65 clock-frequency = <0>;
66 };
67
68 adc_op_clk: adc_op_clk{
69 compatible = "fixed-clock";
70 #clock-cells = <0>;
71 clock-frequency = <1000000>;
72 };
73 };
74
75 sram: sram@00300000 {
76 compatible = "mmio-sram";
77 reg = <0x00300000 0x8000>;
78 };
79
80 ahb {
81 compatible = "simple-bus";
82 #address-cells = <1>;
83 #size-cells = <1>;
84 ranges;
85
86 apb {
87 compatible = "simple-bus";
88 #address-cells = <1>;
89 #size-cells = <1>;
90 ranges;
91
92 aic: interrupt-controller@fffff000 {
93 #interrupt-cells = <3>;
94 compatible = "atmel,at91rm9200-aic";
95 interrupt-controller;
96 reg = <0xfffff000 0x200>;
97 atmel,external-irqs = <31>;
98 };
99
100 ramc0: ramc@ffffe800 {
101 compatible = "atmel,at91sam9g45-ddramc";
102 reg = <0xffffe800 0x200>;
103 clocks = <&ddrck>;
104 clock-names = "ddrck";
105 };
106
107 pmc: pmc@fffffc00 {
108 compatible = "atmel,at91sam9x5-pmc", "syscon";
109 reg = <0xfffffc00 0x200>;
110 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
111 interrupt-controller;
112 #address-cells = <1>;
113 #size-cells = <0>;
114 #interrupt-cells = <1>;
115
116 main_rc_osc: main_rc_osc {
117 compatible = "atmel,at91sam9x5-clk-main-rc-osc";
118 #clock-cells = <0>;
119 interrupts-extended = <&pmc AT91_PMC_MOSCRCS>;
120 clock-frequency = <12000000>;
121 clock-accuracy = <50000000>;
122 };
123
124 main_osc: main_osc {
125 compatible = "atmel,at91rm9200-clk-main-osc";
126 #clock-cells = <0>;
127 interrupts-extended = <&pmc AT91_PMC_MOSCS>;
128 clocks = <&main_xtal>;
129 };
130
131 main: mainck {
132 compatible = "atmel,at91sam9x5-clk-main";
133 #clock-cells = <0>;
134 interrupts-extended = <&pmc AT91_PMC_MOSCSELS>;
135 clocks = <&main_rc_osc>, <&main_osc>;
136 };
137
138 plla: pllack {
139 compatible = "atmel,at91rm9200-clk-pll";
140 #clock-cells = <0>;
141 interrupts-extended = <&pmc AT91_PMC_LOCKA>;
142 clocks = <&main>;
143 reg = <0>;
144 atmel,clk-input-range = <2000000 32000000>;
145 #atmel,pll-clk-output-range-cells = <4>;
146 atmel,pll-clk-output-ranges = <745000000 800000000 0 0
147 695000000 750000000 1 0
148 645000000 700000000 2 0
149 595000000 650000000 3 0
150 545000000 600000000 0 1
151 495000000 555000000 1 1
152 445000000 500000000 2 1
153 400000000 450000000 3 1>;
154 };
155
156 plladiv: plladivck {
157 compatible = "atmel,at91sam9x5-clk-plldiv";
158 #clock-cells = <0>;
159 clocks = <&plla>;
160 };
161
162 utmi: utmick {
163 compatible = "atmel,at91sam9x5-clk-utmi";
164 #clock-cells = <0>;
165 interrupts-extended = <&pmc AT91_PMC_LOCKU>;
166 clocks = <&main>;
167 };
168
169 mck: masterck {
170 compatible = "atmel,at91sam9x5-clk-master";
171 #clock-cells = <0>;
172 interrupts-extended = <&pmc AT91_PMC_MCKRDY>;
173 clocks = <&clk32k>, <&main>, <&plladiv>, <&utmi>;
174 atmel,clk-output-range = <0 133333333>;
175 atmel,clk-divisors = <1 2 4 3>;
176 atmel,master-clk-have-div3-pres;
177 };
178
179 usb: usbck {
180 compatible = "atmel,at91sam9x5-clk-usb";
181 #clock-cells = <0>;
182 clocks = <&plladiv>, <&utmi>;
183 };
184
185 prog: progck {
186 compatible = "atmel,at91sam9x5-clk-programmable";
187 #address-cells = <1>;
188 #size-cells = <0>;
189 interrupt-parent = <&pmc>;
190 clocks = <&clk32k>, <&main>, <&plladiv>, <&utmi>, <&mck>;
191
192 prog0: prog0 {
193 #clock-cells = <0>;
194 reg = <0>;
195 interrupts = <AT91_PMC_PCKRDY(0)>;
196 };
197
198 prog1: prog1 {
199 #clock-cells = <0>;
200 reg = <1>;
201 interrupts = <AT91_PMC_PCKRDY(1)>;
202 };
203 };
204
205 smd: smdclk {
206 compatible = "atmel,at91sam9x5-clk-smd";
207 #clock-cells = <0>;
208 clocks = <&plladiv>, <&utmi>;
209 };
210
211 systemck {
212 compatible = "atmel,at91rm9200-clk-system";
213 #address-cells = <1>;
214 #size-cells = <0>;
215
216 ddrck: ddrck {
217 #clock-cells = <0>;
218 reg = <2>;
219 clocks = <&mck>;
220 };
221
222 smdck: smdck {
223 #clock-cells = <0>;
224 reg = <4>;
225 clocks = <&smd>;
226 };
227
228 uhpck: uhpck {
229 #clock-cells = <0>;
230 reg = <6>;
231 clocks = <&usb>;
232 };
233
234 udpck: udpck {
235 #clock-cells = <0>;
236 reg = <7>;
237 clocks = <&usb>;
238 };
239
240 pck0: pck0 {
241 #clock-cells = <0>;
242 reg = <8>;
243 clocks = <&prog0>;
244 };
245
246 pck1: pck1 {
247 #clock-cells = <0>;
248 reg = <9>;
249 clocks = <&prog1>;
250 };
251 };
252
253 periphck {
254 compatible = "atmel,at91sam9x5-clk-peripheral";
255 #address-cells = <1>;
256 #size-cells = <0>;
257 clocks = <&mck>;
258
259 pioAB_clk: pioAB_clk {
260 #clock-cells = <0>;
261 reg = <2>;
262 };
263
264 pioCD_clk: pioCD_clk {
265 #clock-cells = <0>;
266 reg = <3>;
267 };
268
269 smd_clk: smd_clk {
270 #clock-cells = <0>;
271 reg = <4>;
272 };
273
274 usart0_clk: usart0_clk {
275 #clock-cells = <0>;
276 reg = <5>;
277 };
278
279 usart1_clk: usart1_clk {
280 #clock-cells = <0>;
281 reg = <6>;
282 };
283
284 usart2_clk: usart2_clk {
285 #clock-cells = <0>;
286 reg = <7>;
287 };
288
289 twi0_clk: twi0_clk {
290 reg = <9>;
291 #clock-cells = <0>;
292 };
293
294 twi1_clk: twi1_clk {
295 #clock-cells = <0>;
296 reg = <10>;
297 };
298
299 twi2_clk: twi2_clk {
300 #clock-cells = <0>;
301 reg = <11>;
302 };
303
304 mci0_clk: mci0_clk {
305 #clock-cells = <0>;
306 reg = <12>;
307 };
308
309 spi0_clk: spi0_clk {
310 #clock-cells = <0>;
311 reg = <13>;
312 };
313
314 spi1_clk: spi1_clk {
315 #clock-cells = <0>;
316 reg = <14>;
317 };
318
319 uart0_clk: uart0_clk {
320 #clock-cells = <0>;
321 reg = <15>;
322 };
323
324 uart1_clk: uart1_clk {
325 #clock-cells = <0>;
326 reg = <16>;
327 };
328
329 tcb0_clk: tcb0_clk {
330 #clock-cells = <0>;
331 reg = <17>;
332 };
333
334 pwm_clk: pwm_clk {
335 #clock-cells = <0>;
336 reg = <18>;
337 };
338
339 adc_clk: adc_clk {
340 #clock-cells = <0>;
341 reg = <19>;
342 };
343
344 dma0_clk: dma0_clk {
345 #clock-cells = <0>;
346 reg = <20>;
347 };
348
349 dma1_clk: dma1_clk {
350 #clock-cells = <0>;
351 reg = <21>;
352 };
353
354 uhphs_clk: uhphs_clk {
355 #clock-cells = <0>;
356 reg = <22>;
357 };
358
359 udphs_clk: udphs_clk {
360 #clock-cells = <0>;
361 reg = <23>;
362 };
363
364 mci1_clk: mci1_clk {
365 #clock-cells = <0>;
366 reg = <26>;
367 };
368
369 ssc0_clk: ssc0_clk {
370 #clock-cells = <0>;
371 reg = <28>;
372 };
373 };
374 };
375
376 rstc@fffffe00 {
377 compatible = "atmel,at91sam9g45-rstc";
378 reg = <0xfffffe00 0x10>;
379 clocks = <&clk32k>;
380 };
381
382 shdwc@fffffe10 {
383 compatible = "atmel,at91sam9x5-shdwc";
384 reg = <0xfffffe10 0x10>;
385 clocks = <&clk32k>;
386 };
387
388 pit: timer@fffffe30 {
389 compatible = "atmel,at91sam9260-pit";
390 reg = <0xfffffe30 0xf>;
391 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
392 clocks = <&mck>;
393 };
394
395 sckc@fffffe50 {
396 compatible = "atmel,at91sam9x5-sckc";
397 reg = <0xfffffe50 0x4>;
398
399 slow_osc: slow_osc {
400 compatible = "atmel,at91sam9x5-clk-slow-osc";
401 #clock-cells = <0>;
402 clocks = <&slow_xtal>;
403 };
404
405 slow_rc_osc: slow_rc_osc {
406 compatible = "atmel,at91sam9x5-clk-slow-rc-osc";
407 #clock-cells = <0>;
408 clock-frequency = <32768>;
409 clock-accuracy = <50000000>;
410 };
411
412 clk32k: slck {
413 compatible = "atmel,at91sam9x5-clk-slow";
414 #clock-cells = <0>;
415 clocks = <&slow_rc_osc>, <&slow_osc>;
416 };
417 };
418
419 tcb0: timer@f8008000 {
420 compatible = "atmel,at91sam9x5-tcb";
421 reg = <0xf8008000 0x100>;
422 interrupts = <17 IRQ_TYPE_LEVEL_HIGH 0>;
423 clocks = <&tcb0_clk>, <&clk32k>;
424 clock-names = "t0_clk", "slow_clk";
425 };
426
427 tcb1: timer@f800c000 {
428 compatible = "atmel,at91sam9x5-tcb";
429 reg = <0xf800c000 0x100>;
430 interrupts = <17 IRQ_TYPE_LEVEL_HIGH 0>;
431 clocks = <&tcb0_clk>, <&clk32k>;
432 clock-names = "t0_clk", "slow_clk";
433 };
434
435 dma0: dma-controller@ffffec00 {
436 compatible = "atmel,at91sam9g45-dma";
437 reg = <0xffffec00 0x200>;
438 interrupts = <20 IRQ_TYPE_LEVEL_HIGH 0>;
439 #dma-cells = <2>;
440 clocks = <&dma0_clk>;
441 clock-names = "dma_clk";
442 };
443
444 dma1: dma-controller@ffffee00 {
445 compatible = "atmel,at91sam9g45-dma";
446 reg = <0xffffee00 0x200>;
447 interrupts = <21 IRQ_TYPE_LEVEL_HIGH 0>;
448 #dma-cells = <2>;
449 clocks = <&dma1_clk>;
450 clock-names = "dma_clk";
451 };
452
453 pinctrl@fffff400 {
454 #address-cells = <1>;
455 #size-cells = <1>;
456 compatible = "atmel,at91sam9x5-pinctrl", "atmel,at91rm9200-pinctrl", "simple-bus";
457 ranges = <0xfffff400 0xfffff400 0x800>;
458
459 /* shared pinctrl settings */
460 dbgu {
461 pinctrl_dbgu: dbgu-0 {
462 atmel,pins =
463 <AT91_PIOA 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA9 periph A */
464 AT91_PIOA 10 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA10 periph A with pullup */
465 };
466 };
467
468 usart0 {
469 pinctrl_usart0: usart0-0 {
470 atmel,pins =
471 <AT91_PIOA 0 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA0 periph A with pullup */
472 AT91_PIOA 1 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA1 periph A */
473 };
474
475 pinctrl_usart0_rts: usart0_rts-0 {
476 atmel,pins =
477 <AT91_PIOA 2 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA2 periph A */
478 };
479
480 pinctrl_usart0_cts: usart0_cts-0 {
481 atmel,pins =
482 <AT91_PIOA 3 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA3 periph A */
483 };
484
485 pinctrl_usart0_sck: usart0_sck-0 {
486 atmel,pins =
487 <AT91_PIOA 4 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA4 periph A */
488 };
489 };
490
491 usart1 {
492 pinctrl_usart1: usart1-0 {
493 atmel,pins =
494 <AT91_PIOA 5 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA5 periph A with pullup */
495 AT91_PIOA 6 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA6 periph A */
496 };
497
498 pinctrl_usart1_rts: usart1_rts-0 {
499 atmel,pins =
500 <AT91_PIOC 27 AT91_PERIPH_C AT91_PINCTRL_NONE>; /* PC27 periph C */
501 };
502
503 pinctrl_usart1_cts: usart1_cts-0 {
504 atmel,pins =
505 <AT91_PIOC 28 AT91_PERIPH_C AT91_PINCTRL_NONE>; /* PC28 periph C */
506 };
507
508 pinctrl_usart1_sck: usart1_sck-0 {
509 atmel,pins =
510 <AT91_PIOC 29 AT91_PERIPH_C AT91_PINCTRL_NONE>; /* PC29 periph C */
511 };
512 };
513
514 usart2 {
515 pinctrl_usart2: usart2-0 {
516 atmel,pins =
517 <AT91_PIOA 7 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA7 periph A with pullup */
518 AT91_PIOA 8 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA8 periph A */
519 };
520
521 pinctrl_usart2_rts: usart2_rts-0 {
522 atmel,pins =
523 <AT91_PIOB 0 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PB0 periph B */
524 };
525
526 pinctrl_usart2_cts: usart2_cts-0 {
527 atmel,pins =
528 <AT91_PIOB 1 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PB1 periph B */
529 };
530
531 pinctrl_usart2_sck: usart2_sck-0 {
532 atmel,pins =
533 <AT91_PIOB 2 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PB2 periph B */
534 };
535 };
536
537 uart0 {
538 pinctrl_uart0: uart0-0 {
539 atmel,pins =
540 <AT91_PIOC 8 AT91_PERIPH_C AT91_PINCTRL_NONE /* PC8 periph C */
541 AT91_PIOC 9 AT91_PERIPH_C AT91_PINCTRL_PULL_UP>; /* PC9 periph C with pullup */
542 };
543 };
544
545 uart1 {
546 pinctrl_uart1: uart1-0 {
547 atmel,pins =
548 <AT91_PIOC 16 AT91_PERIPH_C AT91_PINCTRL_NONE /* PC16 periph C */
549 AT91_PIOC 17 AT91_PERIPH_C AT91_PINCTRL_PULL_UP>; /* PC17 periph C with pullup */
550 };
551 };
552
553 nand {
554 pinctrl_nand: nand-0 {
555 atmel,pins =
556 <AT91_PIOD 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD0 periph A Read Enable */
557 AT91_PIOD 1 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD1 periph A Write Enable */
558 AT91_PIOD 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD2 periph A Address Latch Enable */
559 AT91_PIOD 3 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD3 periph A Command Latch Enable */
560 AT91_PIOD 4 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP /* PD4 gpio Chip Enable pin pull_up */
561 AT91_PIOD 5 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP /* PD5 gpio RDY/BUSY pin pull_up */
562 AT91_PIOD 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD6 periph A Data bit 0 */
563 AT91_PIOD 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD7 periph A Data bit 1 */
564 AT91_PIOD 8 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD8 periph A Data bit 2 */
565 AT91_PIOD 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD9 periph A Data bit 3 */
566 AT91_PIOD 10 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD10 periph A Data bit 4 */
567 AT91_PIOD 11 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD11 periph A Data bit 5 */
568 AT91_PIOD 12 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD12 periph A Data bit 6 */
569 AT91_PIOD 13 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PD13 periph A Data bit 7 */
570 };
571
572 pinctrl_nand_16bits: nand_16bits-0 {
573 atmel,pins =
574 <AT91_PIOD 14 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD14 periph A Data bit 8 */
575 AT91_PIOD 15 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD15 periph A Data bit 9 */
576 AT91_PIOD 16 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD16 periph A Data bit 10 */
577 AT91_PIOD 17 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD17 periph A Data bit 11 */
578 AT91_PIOD 18 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD18 periph A Data bit 12 */
579 AT91_PIOD 19 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD19 periph A Data bit 13 */
580 AT91_PIOD 20 AT91_PERIPH_A AT91_PINCTRL_NONE /* PD20 periph A Data bit 14 */
581 AT91_PIOD 21 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PD21 periph A Data bit 15 */
582 };
583 };
584
585 mmc0 {
586 pinctrl_mmc0_slot0_clk_cmd_dat0: mmc0_slot0_clk_cmd_dat0-0 {
587 atmel,pins =
588 <AT91_PIOA 17 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA17 periph A */
589 AT91_PIOA 16 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA16 periph A with pullup */
590 AT91_PIOA 15 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA15 periph A with pullup */
591 };
592
593 pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {
594 atmel,pins =
595 <AT91_PIOA 18 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA18 periph A with pullup */
596 AT91_PIOA 19 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA19 periph A with pullup */
597 AT91_PIOA 20 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA20 periph A with pullup */
598 };
599 };
600
601 mmc1 {
602 pinctrl_mmc1_slot0_clk_cmd_dat0: mmc1_slot0_clk_cmd_dat0-0 {
603 atmel,pins =
604 <AT91_PIOA 13 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA13 periph B */
605 AT91_PIOA 12 AT91_PERIPH_B AT91_PINCTRL_PULL_UP /* PA12 periph B with pullup */
606 AT91_PIOA 11 AT91_PERIPH_B AT91_PINCTRL_PULL_UP>; /* PA11 periph B with pullup */
607 };
608
609 pinctrl_mmc1_slot0_dat1_3: mmc1_slot0_dat1_3-0 {
610 atmel,pins =
611 <AT91_PIOA 2 AT91_PERIPH_B AT91_PINCTRL_PULL_UP /* PA2 periph B with pullup */
612 AT91_PIOA 3 AT91_PERIPH_B AT91_PINCTRL_PULL_UP /* PA3 periph B with pullup */
613 AT91_PIOA 4 AT91_PERIPH_B AT91_PINCTRL_PULL_UP>; /* PA4 periph B with pullup */
614 };
615 };
616
617 ssc0 {
618 pinctrl_ssc0_tx: ssc0_tx-0 {
619 atmel,pins =
620 <AT91_PIOA 24 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA24 periph B */
621 AT91_PIOA 25 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA25 periph B */
622 AT91_PIOA 26 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PA26 periph B */
623 };
624
625 pinctrl_ssc0_rx: ssc0_rx-0 {
626 atmel,pins =
627 <AT91_PIOA 27 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA27 periph B */
628 AT91_PIOA 28 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA28 periph B */
629 AT91_PIOA 29 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PA29 periph B */
630 };
631 };
632
633 spi0 {
634 pinctrl_spi0: spi0-0 {
635 atmel,pins =
636 <AT91_PIOA 11 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA11 periph A SPI0_MISO pin */
637 AT91_PIOA 12 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA12 periph A SPI0_MOSI pin */
638 AT91_PIOA 13 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA13 periph A SPI0_SPCK pin */
639 };
640 };
641
642 spi1 {
643 pinctrl_spi1: spi1-0 {
644 atmel,pins =
645 <AT91_PIOA 21 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA21 periph B SPI1_MISO pin */
646 AT91_PIOA 22 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA22 periph B SPI1_MOSI pin */
647 AT91_PIOA 23 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PA23 periph B SPI1_SPCK pin */
648 };
649 };
650
651 i2c0 {
652 pinctrl_i2c0: i2c0-0 {
653 atmel,pins =
654 <AT91_PIOA 30 AT91_PERIPH_A AT91_PINCTRL_NONE /* PA30 periph A I2C0 data */
655 AT91_PIOA 31 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA31 periph A I2C0 clock */
656 };
657 };
658
659 i2c1 {
660 pinctrl_i2c1: i2c1-0 {
661 atmel,pins =
662 <AT91_PIOC 0 AT91_PERIPH_C AT91_PINCTRL_NONE /* PC0 periph C I2C1 data */
663 AT91_PIOC 1 AT91_PERIPH_C AT91_PINCTRL_NONE>; /* PC1 periph C I2C1 clock */
664 };
665 };
666
667 i2c2 {
668 pinctrl_i2c2: i2c2-0 {
669 atmel,pins =
670 <AT91_PIOB 4 AT91_PERIPH_B AT91_PINCTRL_NONE /* PB4 periph B I2C2 data */
671 AT91_PIOB 5 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PB5 periph B I2C2 clock */
672 };
673 };
674
675 i2c_gpio0 {
676 pinctrl_i2c_gpio0: i2c_gpio0-0 {
677 atmel,pins =
678 <AT91_PIOA 30 AT91_PERIPH_GPIO AT91_PINCTRL_MULTI_DRIVE /* PA30 gpio multidrive I2C0 data */
679 AT91_PIOA 31 AT91_PERIPH_GPIO AT91_PINCTRL_MULTI_DRIVE>; /* PA31 gpio multidrive I2C0 clock */
680 };
681 };
682
683 i2c_gpio1 {
684 pinctrl_i2c_gpio1: i2c_gpio1-0 {
685 atmel,pins =
686 <AT91_PIOC 0 AT91_PERIPH_GPIO AT91_PINCTRL_MULTI_DRIVE /* PC0 gpio multidrive I2C1 data */
687 AT91_PIOC 1 AT91_PERIPH_GPIO AT91_PINCTRL_MULTI_DRIVE>; /* PC1 gpio multidrive I2C1 clock */
688 };
689 };
690
691 i2c_gpio2 {
692 pinctrl_i2c_gpio2: i2c_gpio2-0 {
693 atmel,pins =
694 <AT91_PIOB 4 AT91_PERIPH_GPIO AT91_PINCTRL_MULTI_DRIVE /* PB4 gpio multidrive I2C2 data */
695 AT91_PIOB 5 AT91_PERIPH_GPIO AT91_PINCTRL_MULTI_DRIVE>; /* PB5 gpio multidrive I2C2 clock */
696 };
697 };
698
699 pwm0 {
700 pinctrl_pwm0_pwm0_0: pwm0_pwm0-0 {
701 atmel,pins =
702 <AT91_PIOB 11 AT91_PERIPH_B AT91_PINCTRL_NONE>;
703 };
704 pinctrl_pwm0_pwm0_1: pwm0_pwm0-1 {
705 atmel,pins =
706 <AT91_PIOC 10 AT91_PERIPH_C AT91_PINCTRL_NONE>;
707 };
708 pinctrl_pwm0_pwm0_2: pwm0_pwm0-2 {
709 atmel,pins =
710 <AT91_PIOC 18 AT91_PERIPH_C AT91_PINCTRL_NONE>;
711 };
712
713 pinctrl_pwm0_pwm1_0: pwm0_pwm1-0 {
714 atmel,pins =
715 <AT91_PIOB 12 AT91_PERIPH_B AT91_PINCTRL_NONE>;
716 };
717 pinctrl_pwm0_pwm1_1: pwm0_pwm1-1 {
718 atmel,pins =
719 <AT91_PIOC 11 AT91_PERIPH_C AT91_PINCTRL_NONE>;
720 };
721 pinctrl_pwm0_pwm1_2: pwm0_pwm1-2 {
722 atmel,pins =
723 <AT91_PIOC 19 AT91_PERIPH_C AT91_PINCTRL_NONE>;
724 };
725
726 pinctrl_pwm0_pwm2_0: pwm0_pwm2-0 {
727 atmel,pins =
728 <AT91_PIOB 13 AT91_PERIPH_B AT91_PINCTRL_NONE>;
729 };
730 pinctrl_pwm0_pwm2_1: pwm0_pwm2-1 {
731 atmel,pins =
732 <AT91_PIOC 20 AT91_PERIPH_C AT91_PINCTRL_NONE>;
733 };
734
735 pinctrl_pwm0_pwm3_0: pwm0_pwm3-0 {
736 atmel,pins =
737 <AT91_PIOB 14 AT91_PERIPH_B AT91_PINCTRL_NONE>;
738 };
739 pinctrl_pwm0_pwm3_1: pwm0_pwm3-1 {
740 atmel,pins =
741 <AT91_PIOC 21 AT91_PERIPH_C AT91_PINCTRL_NONE>;
742 };
743 };
744
745 tcb0 {
746 pinctrl_tcb0_tclk0: tcb0_tclk0-0 {
747 atmel,pins = <AT91_PIOA 24 AT91_PERIPH_A AT91_PINCTRL_NONE>;
748 };
749
750 pinctrl_tcb0_tclk1: tcb0_tclk1-0 {
751 atmel,pins = <AT91_PIOA 25 AT91_PERIPH_A AT91_PINCTRL_NONE>;
752 };
753
754 pinctrl_tcb0_tclk2: tcb0_tclk2-0 {
755 atmel,pins = <AT91_PIOA 26 AT91_PERIPH_A AT91_PINCTRL_NONE>;
756 };
757
758 pinctrl_tcb0_tioa0: tcb0_tioa0-0 {
759 atmel,pins = <AT91_PIOA 21 AT91_PERIPH_A AT91_PINCTRL_NONE>;
760 };
761
762 pinctrl_tcb0_tioa1: tcb0_tioa1-0 {
763 atmel,pins = <AT91_PIOA 22 AT91_PERIPH_A AT91_PINCTRL_NONE>;
764 };
765
766 pinctrl_tcb0_tioa2: tcb0_tioa2-0 {
767 atmel,pins = <AT91_PIOA 23 AT91_PERIPH_A AT91_PINCTRL_NONE>;
768 };
769
770 pinctrl_tcb0_tiob0: tcb0_tiob0-0 {
771 atmel,pins = <AT91_PIOA 27 AT91_PERIPH_A AT91_PINCTRL_NONE>;
772 };
773
774 pinctrl_tcb0_tiob1: tcb0_tiob1-0 {
775 atmel,pins = <AT91_PIOA 28 AT91_PERIPH_A AT91_PINCTRL_NONE>;
776 };
777
778 pinctrl_tcb0_tiob2: tcb0_tiob2-0 {
779 atmel,pins = <AT91_PIOA 29 AT91_PERIPH_A AT91_PINCTRL_NONE>;
780 };
781 };
782
783 tcb1 {
784 pinctrl_tcb1_tclk0: tcb1_tclk0-0 {
785 atmel,pins = <AT91_PIOC 4 AT91_PERIPH_C AT91_PINCTRL_NONE>;
786 };
787
788 pinctrl_tcb1_tclk1: tcb1_tclk1-0 {
789 atmel,pins = <AT91_PIOC 7 AT91_PERIPH_C AT91_PINCTRL_NONE>;
790 };
791
792 pinctrl_tcb1_tclk2: tcb1_tclk2-0 {
793 atmel,pins = <AT91_PIOC 14 AT91_PERIPH_C AT91_PINCTRL_NONE>;
794 };
795
796 pinctrl_tcb1_tioa0: tcb1_tioa0-0 {
797 atmel,pins = <AT91_PIOC 2 AT91_PERIPH_C AT91_PINCTRL_NONE>;
798 };
799
800 pinctrl_tcb1_tioa1: tcb1_tioa1-0 {
801 atmel,pins = <AT91_PIOC 5 AT91_PERIPH_C AT91_PINCTRL_NONE>;
802 };
803
804 pinctrl_tcb1_tioa2: tcb1_tioa2-0 {
805 atmel,pins = <AT91_PIOC 12 AT91_PERIPH_C AT91_PINCTRL_NONE>;
806 };
807
808 pinctrl_tcb1_tiob0: tcb1_tiob0-0 {
809 atmel,pins = <AT91_PIOC 3 AT91_PERIPH_C AT91_PINCTRL_NONE>;
810 };
811
812 pinctrl_tcb1_tiob1: tcb1_tiob1-0 {
813 atmel,pins = <AT91_PIOC 6 AT91_PERIPH_C AT91_PINCTRL_NONE>;
814 };
815
816 pinctrl_tcb1_tiob2: tcb1_tiob2-0 {
817 atmel,pins = <AT91_PIOC 13 AT91_PERIPH_C AT91_PINCTRL_NONE>;
818 };
819 };
820
821 pioA: gpio@fffff400 {
822 compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
823 reg = <0xfffff400 0x200>;
824 interrupts = <2 IRQ_TYPE_LEVEL_HIGH 1>;
825 #gpio-cells = <2>;
826 gpio-controller;
827 interrupt-controller;
828 #interrupt-cells = <2>;
829 clocks = <&pioAB_clk>;
830 };
831
832 pioB: gpio@fffff600 {
833 compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
834 reg = <0xfffff600 0x200>;
835 interrupts = <2 IRQ_TYPE_LEVEL_HIGH 1>;
836 #gpio-cells = <2>;
837 gpio-controller;
838 #gpio-lines = <19>;
839 interrupt-controller;
840 #interrupt-cells = <2>;
841 clocks = <&pioAB_clk>;
842 };
843
844 pioC: gpio@fffff800 {
845 compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
846 reg = <0xfffff800 0x200>;
847 interrupts = <3 IRQ_TYPE_LEVEL_HIGH 1>;
848 #gpio-cells = <2>;
849 gpio-controller;
850 interrupt-controller;
851 #interrupt-cells = <2>;
852 clocks = <&pioCD_clk>;
853 };
854
855 pioD: gpio@fffffa00 {
856 compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
857 reg = <0xfffffa00 0x200>;
858 interrupts = <3 IRQ_TYPE_LEVEL_HIGH 1>;
859 #gpio-cells = <2>;
860 gpio-controller;
861 #gpio-lines = <22>;
862 interrupt-controller;
863 #interrupt-cells = <2>;
864 clocks = <&pioCD_clk>;
865 };
866 };
867
868 ssc0: ssc@f0010000 {
869 compatible = "atmel,at91sam9g45-ssc";
870 reg = <0xf0010000 0x4000>;
871 interrupts = <28 IRQ_TYPE_LEVEL_HIGH 5>;
872 dmas = <&dma0 1 AT91_DMA_CFG_PER_ID(13)>,
873 <&dma0 1 AT91_DMA_CFG_PER_ID(14)>;
874 dma-names = "tx", "rx";
875 pinctrl-names = "default";
876 pinctrl-0 = <&pinctrl_ssc0_tx &pinctrl_ssc0_rx>;
877 clocks = <&ssc0_clk>;
878 clock-names = "pclk";
879 status = "disabled";
880 };
881
882 mmc0: mmc@f0008000 {
883 compatible = "atmel,hsmci";
884 reg = <0xf0008000 0x600>;
885 interrupts = <12 IRQ_TYPE_LEVEL_HIGH 0>;
886 dmas = <&dma0 1 AT91_DMA_CFG_PER_ID(0)>;
887 dma-names = "rxtx";
888 pinctrl-names = "default";
889 clocks = <&mci0_clk>;
890 clock-names = "mci_clk";
891 #address-cells = <1>;
892 #size-cells = <0>;
893 status = "disabled";
894 };
895
896 mmc1: mmc@f000c000 {
897 compatible = "atmel,hsmci";
898 reg = <0xf000c000 0x600>;
899 interrupts = <26 IRQ_TYPE_LEVEL_HIGH 0>;
900 dmas = <&dma1 1 AT91_DMA_CFG_PER_ID(0)>;
901 dma-names = "rxtx";
902 pinctrl-names = "default";
903 clocks = <&mci1_clk>;
904 clock-names = "mci_clk";
905 #address-cells = <1>;
906 #size-cells = <0>;
907 status = "disabled";
908 };
909
910 dbgu: serial@fffff200 {
911 compatible = "atmel,at91sam9260-dbgu", "atmel,at91sam9260-usart";
912 reg = <0xfffff200 0x200>;
913 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
914 pinctrl-names = "default";
915 pinctrl-0 = <&pinctrl_dbgu>;
916 dmas = <&dma1 1 AT91_DMA_CFG_PER_ID(8)>,
917 <&dma1 1 (AT91_DMA_CFG_PER_ID(9) | AT91_DMA_CFG_FIFOCFG_ASAP)>;
918 dma-names = "tx", "rx";
919 clocks = <&mck>;
920 clock-names = "usart";
921 status = "disabled";
922 };
923
924 usart0: serial@f801c000 {
925 compatible = "atmel,at91sam9260-usart";
926 reg = <0xf801c000 0x200>;
927 interrupts = <5 IRQ_TYPE_LEVEL_HIGH 5>;
928 pinctrl-names = "default";
929 pinctrl-0 = <&pinctrl_usart0>;
930 dmas = <&dma0 1 AT91_DMA_CFG_PER_ID(3)>,
931 <&dma0 1 (AT91_DMA_CFG_PER_ID(4) | AT91_DMA_CFG_FIFOCFG_ASAP)>;
932 dma-names = "tx", "rx";
933 clocks = <&usart0_clk>;
934 clock-names = "usart";
935 status = "disabled";
936 };
937
938 usart1: serial@f8020000 {
939 compatible = "atmel,at91sam9260-usart";
940 reg = <0xf8020000 0x200>;
941 interrupts = <6 IRQ_TYPE_LEVEL_HIGH 5>;
942 pinctrl-names = "default";
943 pinctrl-0 = <&pinctrl_usart1>;
944 dmas = <&dma0 1 AT91_DMA_CFG_PER_ID(5)>,
945 <&dma0 1 (AT91_DMA_CFG_PER_ID(6) | AT91_DMA_CFG_FIFOCFG_ASAP)>;
946 dma-names = "tx", "rx";
947 clocks = <&usart1_clk>;
948 clock-names = "usart";
949 status = "disabled";
950 };
951
952 usart2: serial@f8024000 {
953 compatible = "atmel,at91sam9260-usart";
954 reg = <0xf8024000 0x200>;
955 interrupts = <7 IRQ_TYPE_LEVEL_HIGH 5>;
956 pinctrl-names = "default";
957 pinctrl-0 = <&pinctrl_usart2>;
958 dmas = <&dma1 1 AT91_DMA_CFG_PER_ID(12)>,
959 <&dma1 1 (AT91_DMA_CFG_PER_ID(13) | AT91_DMA_CFG_FIFOCFG_ASAP)>;
960 dma-names = "tx", "rx";
961 clocks = <&usart2_clk>;
962 clock-names = "usart";
963 status = "disabled";
964 };
965
966 i2c0: i2c@f8010000 {
967 compatible = "atmel,at91sam9x5-i2c";
968 reg = <0xf8010000 0x100>;
969 interrupts = <9 IRQ_TYPE_LEVEL_HIGH 6>;
970 dmas = <&dma0 1 AT91_DMA_CFG_PER_ID(7)>,
971 <&dma0 1 AT91_DMA_CFG_PER_ID(8)>;
972 dma-names = "tx", "rx";
973 #address-cells = <1>;
974 #size-cells = <0>;
975 pinctrl-names = "default";
976 pinctrl-0 = <&pinctrl_i2c0>;
977 clocks = <&twi0_clk>;
978 status = "disabled";
979 };
980
981 i2c1: i2c@f8014000 {
982 compatible = "atmel,at91sam9x5-i2c";
983 reg = <0xf8014000 0x100>;
984 interrupts = <10 IRQ_TYPE_LEVEL_HIGH 6>;
985 dmas = <&dma1 1 AT91_DMA_CFG_PER_ID(5)>,
986 <&dma1 1 AT91_DMA_CFG_PER_ID(6)>;
987 dma-names = "tx", "rx";
988 #address-cells = <1>;
989 #size-cells = <0>;
990 pinctrl-names = "default";
991 pinctrl-0 = <&pinctrl_i2c1>;
992 clocks = <&twi1_clk>;
993 status = "disabled";
994 };
995
996 i2c2: i2c@f8018000 {
997 compatible = "atmel,at91sam9x5-i2c";
998 reg = <0xf8018000 0x100>;
999 interrupts = <11 IRQ_TYPE_LEVEL_HIGH 6>;
1000 dmas = <&dma0 1 AT91_DMA_CFG_PER_ID(9)>,
1001 <&dma0 1 AT91_DMA_CFG_PER_ID(10)>;
1002 dma-names = "tx", "rx";
1003 #address-cells = <1>;
1004 #size-cells = <0>;
1005 pinctrl-names = "default";
1006 pinctrl-0 = <&pinctrl_i2c2>;
1007 clocks = <&twi2_clk>;
1008 status = "disabled";
1009 };
1010
1011 uart0: serial@f8040000 {
1012 compatible = "atmel,at91sam9260-usart";
1013 reg = <0xf8040000 0x200>;
1014 interrupts = <15 IRQ_TYPE_LEVEL_HIGH 5>;
1015 pinctrl-names = "default";
1016 pinctrl-0 = <&pinctrl_uart0>;
1017 clocks = <&uart0_clk>;
1018 clock-names = "usart";
1019 status = "disabled";
1020 };
1021
1022 uart1: serial@f8044000 {
1023 compatible = "atmel,at91sam9260-usart";
1024 reg = <0xf8044000 0x200>;
1025 interrupts = <16 IRQ_TYPE_LEVEL_HIGH 5>;
1026 pinctrl-names = "default";
1027 pinctrl-0 = <&pinctrl_uart1>;
1028 clocks = <&uart1_clk>;
1029 clock-names = "usart";
1030 status = "disabled";
1031 };
1032
1033 adc0: adc@f804c000 {
1034 #address-cells = <1>;
1035 #size-cells = <0>;
1036 compatible = "atmel,at91sam9x5-adc";
1037 reg = <0xf804c000 0x100>;
1038 interrupts = <19 IRQ_TYPE_LEVEL_HIGH 0>;
1039 clocks = <&adc_clk>,
1040 <&adc_op_clk>;
1041 clock-names = "adc_clk", "adc_op_clk";
1042 atmel,adc-use-external-triggers;
1043 atmel,adc-channels-used = <0xffff>;
1044 atmel,adc-vref = <3300>;
1045 atmel,adc-startup-time = <40>;
1046 atmel,adc-sample-hold-time = <11>;
1047 atmel,adc-res = <8 10>;
1048 atmel,adc-res-names = "lowres", "highres";
1049 atmel,adc-use-res = "highres";
1050
1051 trigger@0 {
1052 reg = <0>;
1053 trigger-name = "external-rising";
1054 trigger-value = <0x1>;
1055 trigger-external;
1056 };
1057
1058 trigger@1 {
1059 reg = <1>;
1060 trigger-name = "external-falling";
1061 trigger-value = <0x2>;
1062 trigger-external;
1063 };
1064
1065 trigger@2 {
1066 reg = <2>;
1067 trigger-name = "external-any";
1068 trigger-value = <0x3>;
1069 trigger-external;
1070 };
1071
1072 trigger@3 {
1073 reg = <3>;
1074 trigger-name = "continuous";
1075 trigger-value = <0x6>;
1076 };
1077 };
1078
1079 spi0: spi@f0000000 {
1080 #address-cells = <1>;
1081 #size-cells = <0>;
1082 compatible = "atmel,at91rm9200-spi";
1083 reg = <0xf0000000 0x100>;
1084 interrupts = <13 IRQ_TYPE_LEVEL_HIGH 3>;
1085 dmas = <&dma0 1 AT91_DMA_CFG_PER_ID(1)>,
1086 <&dma0 1 AT91_DMA_CFG_PER_ID(2)>;
1087 dma-names = "tx", "rx";
1088 pinctrl-names = "default";
1089 pinctrl-0 = <&pinctrl_spi0>;
1090 clocks = <&spi0_clk>;
1091 clock-names = "spi_clk";
1092 status = "disabled";
1093 };
1094
1095 spi1: spi@f0004000 {
1096 #address-cells = <1>;
1097 #size-cells = <0>;
1098 compatible = "atmel,at91rm9200-spi";
1099 reg = <0xf0004000 0x100>;
1100 interrupts = <14 IRQ_TYPE_LEVEL_HIGH 3>;
1101 dmas = <&dma1 1 AT91_DMA_CFG_PER_ID(1)>,
1102 <&dma1 1 AT91_DMA_CFG_PER_ID(2)>;
1103 dma-names = "tx", "rx";
1104 pinctrl-names = "default";
1105 pinctrl-0 = <&pinctrl_spi1>;
1106 clocks = <&spi1_clk>;
1107 clock-names = "spi_clk";
1108 status = "disabled";
1109 };
1110
1111 usb2: gadget@f803c000 {
1112 #address-cells = <1>;
1113 #size-cells = <0>;
1114 compatible = "atmel,at91sam9g45-udc";
1115 reg = <0x00500000 0x80000
1116 0xf803c000 0x400>;
1117 interrupts = <23 IRQ_TYPE_LEVEL_HIGH 0>;
1118 clocks = <&utmi>, <&udphs_clk>;
1119 clock-names = "hclk", "pclk";
1120 status = "disabled";
1121
1122 ep0 {
1123 reg = <0>;
1124 atmel,fifo-size = <64>;
1125 atmel,nb-banks = <1>;
1126 };
1127
1128 ep1 {
1129 reg = <1>;
1130 atmel,fifo-size = <1024>;
1131 atmel,nb-banks = <2>;
1132 atmel,can-dma;
1133 atmel,can-isoc;
1134 };
1135
1136 ep2 {
1137 reg = <2>;
1138 atmel,fifo-size = <1024>;
1139 atmel,nb-banks = <2>;
1140 atmel,can-dma;
1141 atmel,can-isoc;
1142 };
1143
1144 ep3 {
1145 reg = <3>;
1146 atmel,fifo-size = <1024>;
1147 atmel,nb-banks = <3>;
1148 atmel,can-dma;
1149 };
1150
1151 ep4 {
1152 reg = <4>;
1153 atmel,fifo-size = <1024>;
1154 atmel,nb-banks = <3>;
1155 atmel,can-dma;
1156 };
1157
1158 ep5 {
1159 reg = <5>;
1160 atmel,fifo-size = <1024>;
1161 atmel,nb-banks = <3>;
1162 atmel,can-dma;
1163 atmel,can-isoc;
1164 };
1165
1166 ep6 {
1167 reg = <6>;
1168 atmel,fifo-size = <1024>;
1169 atmel,nb-banks = <3>;
1170 atmel,can-dma;
1171 atmel,can-isoc;
1172 };
1173 };
1174
1175 watchdog@fffffe40 {
1176 compatible = "atmel,at91sam9260-wdt";
1177 reg = <0xfffffe40 0x10>;
1178 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
1179 clocks = <&clk32k>;
1180 atmel,watchdog-type = "hardware";
1181 atmel,reset-type = "all";
1182 atmel,dbg-halt;
1183 status = "disabled";
1184 };
1185
1186 rtc@fffffeb0 {
1187 compatible = "atmel,at91sam9x5-rtc";
1188 reg = <0xfffffeb0 0x40>;
1189 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
1190 clocks = <&clk32k>;
1191 status = "disabled";
1192 };
1193
1194 pwm0: pwm@f8034000 {
1195 compatible = "atmel,at91sam9rl-pwm";
1196 reg = <0xf8034000 0x300>;
1197 interrupts = <18 IRQ_TYPE_LEVEL_HIGH 4>;
1198 clocks = <&pwm_clk>;
1199 #pwm-cells = <3>;
1200 status = "disabled";
1201 };
1202 };
1203
1204 nand0: nand@40000000 {
1205 compatible = "atmel,at91rm9200-nand";
1206 #address-cells = <1>;
1207 #size-cells = <1>;
1208 reg = <0x40000000 0x10000000
1209 0xffffe000 0x600 /* PMECC Registers */
1210 0xffffe600 0x200 /* PMECC Error Location Registers */
1211 0x00108000 0x18000 /* PMECC looup table in ROM code */
1212 >;
1213 atmel,pmecc-lookup-table-offset = <0x0 0x8000>;
1214 atmel,nand-addr-offset = <21>;
1215 atmel,nand-cmd-offset = <22>;
1216 atmel,nand-has-dma;
1217 pinctrl-names = "default";
1218 pinctrl-0 = <&pinctrl_nand>;
1219 gpios = <&pioD 5 GPIO_ACTIVE_HIGH
1220 &pioD 4 GPIO_ACTIVE_HIGH
1221 0
1222 >;
1223 status = "disabled";
1224 };
1225
1226 usb0: ohci@00600000 {
1227 compatible = "atmel,at91rm9200-ohci", "usb-ohci";
1228 reg = <0x00600000 0x100000>;
1229 interrupts = <22 IRQ_TYPE_LEVEL_HIGH 2>;
1230 clocks = <&uhphs_clk>, <&uhphs_clk>, <&uhpck>;
1231 clock-names = "ohci_clk", "hclk", "uhpck";
1232 status = "disabled";
1233 };
1234
1235 usb1: ehci@00700000 {
1236 compatible = "atmel,at91sam9g45-ehci", "usb-ehci";
1237 reg = <0x00700000 0x100000>;
1238 interrupts = <22 IRQ_TYPE_LEVEL_HIGH 2>;
1239 clocks = <&utmi>, <&uhphs_clk>;
1240 clock-names = "usb_clk", "ehci_clk";
1241 status = "disabled";
1242 };
1243 };
1244
1245 i2c@0 {
1246 compatible = "i2c-gpio";
1247 gpios = <&pioA 30 GPIO_ACTIVE_HIGH /* sda */
1248 &pioA 31 GPIO_ACTIVE_HIGH /* scl */
1249 >;
1250 i2c-gpio,sda-open-drain;
1251 i2c-gpio,scl-open-drain;
1252 i2c-gpio,delay-us = <2>; /* ~100 kHz */
1253 #address-cells = <1>;
1254 #size-cells = <0>;
1255 pinctrl-names = "default";
1256 pinctrl-0 = <&pinctrl_i2c_gpio0>;
1257 status = "disabled";
1258 };
1259
1260 i2c@1 {
1261 compatible = "i2c-gpio";
1262 gpios = <&pioC 0 GPIO_ACTIVE_HIGH /* sda */
1263 &pioC 1 GPIO_ACTIVE_HIGH /* scl */
1264 >;
1265 i2c-gpio,sda-open-drain;
1266 i2c-gpio,scl-open-drain;
1267 i2c-gpio,delay-us = <2>; /* ~100 kHz */
1268 #address-cells = <1>;
1269 #size-cells = <0>;
1270 pinctrl-names = "default";
1271 pinctrl-0 = <&pinctrl_i2c_gpio1>;
1272 status = "disabled";
1273 };
1274
1275 i2c@2 {
1276 compatible = "i2c-gpio";
1277 gpios = <&pioB 4 GPIO_ACTIVE_HIGH /* sda */
1278 &pioB 5 GPIO_ACTIVE_HIGH /* scl */
1279 >;
1280 i2c-gpio,sda-open-drain;
1281 i2c-gpio,scl-open-drain;
1282 i2c-gpio,delay-us = <2>; /* ~100 kHz */
1283 #address-cells = <1>;
1284 #size-cells = <0>;
1285 pinctrl-names = "default";
1286 pinctrl-0 = <&pinctrl_i2c_gpio2>;
1287 status = "disabled";
1288 };
1289};