Loading...
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * ADMA driver for Nvidia's Tegra210 ADMA controller.
4 *
5 * Copyright (c) 2016, NVIDIA CORPORATION. All rights reserved.
6 */
7
8#include <linux/clk.h>
9#include <linux/iopoll.h>
10#include <linux/module.h>
11#include <linux/of_device.h>
12#include <linux/of_dma.h>
13#include <linux/of_irq.h>
14#include <linux/pm_runtime.h>
15#include <linux/slab.h>
16
17#include "virt-dma.h"
18
19#define ADMA_CH_CMD 0x00
20#define ADMA_CH_STATUS 0x0c
21#define ADMA_CH_STATUS_XFER_EN BIT(0)
22#define ADMA_CH_STATUS_XFER_PAUSED BIT(1)
23
24#define ADMA_CH_INT_STATUS 0x10
25#define ADMA_CH_INT_STATUS_XFER_DONE BIT(0)
26
27#define ADMA_CH_INT_CLEAR 0x1c
28#define ADMA_CH_CTRL 0x24
29#define ADMA_CH_CTRL_DIR(val) (((val) & 0xf) << 12)
30#define ADMA_CH_CTRL_DIR_AHUB2MEM 2
31#define ADMA_CH_CTRL_DIR_MEM2AHUB 4
32#define ADMA_CH_CTRL_MODE_CONTINUOUS (2 << 8)
33#define ADMA_CH_CTRL_FLOWCTRL_EN BIT(1)
34#define ADMA_CH_CTRL_XFER_PAUSE_SHIFT 0
35
36#define ADMA_CH_CONFIG 0x28
37#define ADMA_CH_CONFIG_SRC_BUF(val) (((val) & 0x7) << 28)
38#define ADMA_CH_CONFIG_TRG_BUF(val) (((val) & 0x7) << 24)
39#define ADMA_CH_CONFIG_BURST_SIZE_SHIFT 20
40#define ADMA_CH_CONFIG_MAX_BURST_SIZE 16
41#define ADMA_CH_CONFIG_WEIGHT_FOR_WRR(val) ((val) & 0xf)
42#define ADMA_CH_CONFIG_MAX_BUFS 8
43#define TEGRA186_ADMA_CH_CONFIG_OUTSTANDING_REQS(reqs) (reqs << 4)
44
45#define ADMA_CH_FIFO_CTRL 0x2c
46#define TEGRA210_ADMA_CH_FIFO_CTRL_TXSIZE(val) (((val) & 0xf) << 8)
47#define TEGRA210_ADMA_CH_FIFO_CTRL_RXSIZE(val) ((val) & 0xf)
48#define TEGRA186_ADMA_CH_FIFO_CTRL_TXSIZE(val) (((val) & 0x1f) << 8)
49#define TEGRA186_ADMA_CH_FIFO_CTRL_RXSIZE(val) ((val) & 0x1f)
50
51#define ADMA_CH_LOWER_SRC_ADDR 0x34
52#define ADMA_CH_LOWER_TRG_ADDR 0x3c
53#define ADMA_CH_TC 0x44
54#define ADMA_CH_TC_COUNT_MASK 0x3ffffffc
55
56#define ADMA_CH_XFER_STATUS 0x54
57#define ADMA_CH_XFER_STATUS_COUNT_MASK 0xffff
58
59#define ADMA_GLOBAL_CMD 0x00
60#define ADMA_GLOBAL_SOFT_RESET 0x04
61
62#define TEGRA_ADMA_BURST_COMPLETE_TIME 20
63
64#define TEGRA210_FIFO_CTRL_DEFAULT (TEGRA210_ADMA_CH_FIFO_CTRL_TXSIZE(3) | \
65 TEGRA210_ADMA_CH_FIFO_CTRL_RXSIZE(3))
66
67#define TEGRA186_FIFO_CTRL_DEFAULT (TEGRA186_ADMA_CH_FIFO_CTRL_TXSIZE(3) | \
68 TEGRA186_ADMA_CH_FIFO_CTRL_RXSIZE(3))
69
70#define ADMA_CH_REG_FIELD_VAL(val, mask, shift) (((val) & mask) << shift)
71
72struct tegra_adma;
73
74/*
75 * struct tegra_adma_chip_data - Tegra chip specific data
76 * @global_reg_offset: Register offset of DMA global register.
77 * @global_int_clear: Register offset of DMA global interrupt clear.
78 * @ch_req_tx_shift: Register offset for AHUB transmit channel select.
79 * @ch_req_rx_shift: Register offset for AHUB receive channel select.
80 * @ch_base_offset: Register offset of DMA channel registers.
81 * @has_outstanding_reqs: If DMA channel can have outstanding requests.
82 * @ch_fifo_ctrl: Default value for channel FIFO CTRL register.
83 * @ch_req_mask: Mask for Tx or Rx channel select.
84 * @ch_req_max: Maximum number of Tx or Rx channels available.
85 * @ch_reg_size: Size of DMA channel register space.
86 * @nr_channels: Number of DMA channels available.
87 */
88struct tegra_adma_chip_data {
89 unsigned int (*adma_get_burst_config)(unsigned int burst_size);
90 unsigned int global_reg_offset;
91 unsigned int global_int_clear;
92 unsigned int ch_req_tx_shift;
93 unsigned int ch_req_rx_shift;
94 unsigned int ch_base_offset;
95 unsigned int ch_fifo_ctrl;
96 unsigned int ch_req_mask;
97 unsigned int ch_req_max;
98 unsigned int ch_reg_size;
99 unsigned int nr_channels;
100 bool has_outstanding_reqs;
101};
102
103/*
104 * struct tegra_adma_chan_regs - Tegra ADMA channel registers
105 */
106struct tegra_adma_chan_regs {
107 unsigned int ctrl;
108 unsigned int config;
109 unsigned int src_addr;
110 unsigned int trg_addr;
111 unsigned int fifo_ctrl;
112 unsigned int cmd;
113 unsigned int tc;
114};
115
116/*
117 * struct tegra_adma_desc - Tegra ADMA descriptor to manage transfer requests.
118 */
119struct tegra_adma_desc {
120 struct virt_dma_desc vd;
121 struct tegra_adma_chan_regs ch_regs;
122 size_t buf_len;
123 size_t period_len;
124 size_t num_periods;
125};
126
127/*
128 * struct tegra_adma_chan - Tegra ADMA channel information
129 */
130struct tegra_adma_chan {
131 struct virt_dma_chan vc;
132 struct tegra_adma_desc *desc;
133 struct tegra_adma *tdma;
134 int irq;
135 void __iomem *chan_addr;
136
137 /* Slave channel configuration info */
138 struct dma_slave_config sconfig;
139 enum dma_transfer_direction sreq_dir;
140 unsigned int sreq_index;
141 bool sreq_reserved;
142 struct tegra_adma_chan_regs ch_regs;
143
144 /* Transfer count and position info */
145 unsigned int tx_buf_count;
146 unsigned int tx_buf_pos;
147};
148
149/*
150 * struct tegra_adma - Tegra ADMA controller information
151 */
152struct tegra_adma {
153 struct dma_device dma_dev;
154 struct device *dev;
155 void __iomem *base_addr;
156 struct clk *ahub_clk;
157 unsigned int nr_channels;
158 unsigned long rx_requests_reserved;
159 unsigned long tx_requests_reserved;
160
161 /* Used to store global command register state when suspending */
162 unsigned int global_cmd;
163
164 const struct tegra_adma_chip_data *cdata;
165
166 /* Last member of the structure */
167 struct tegra_adma_chan channels[0];
168};
169
170static inline void tdma_write(struct tegra_adma *tdma, u32 reg, u32 val)
171{
172 writel(val, tdma->base_addr + tdma->cdata->global_reg_offset + reg);
173}
174
175static inline u32 tdma_read(struct tegra_adma *tdma, u32 reg)
176{
177 return readl(tdma->base_addr + tdma->cdata->global_reg_offset + reg);
178}
179
180static inline void tdma_ch_write(struct tegra_adma_chan *tdc, u32 reg, u32 val)
181{
182 writel(val, tdc->chan_addr + reg);
183}
184
185static inline u32 tdma_ch_read(struct tegra_adma_chan *tdc, u32 reg)
186{
187 return readl(tdc->chan_addr + reg);
188}
189
190static inline struct tegra_adma_chan *to_tegra_adma_chan(struct dma_chan *dc)
191{
192 return container_of(dc, struct tegra_adma_chan, vc.chan);
193}
194
195static inline struct tegra_adma_desc *to_tegra_adma_desc(
196 struct dma_async_tx_descriptor *td)
197{
198 return container_of(td, struct tegra_adma_desc, vd.tx);
199}
200
201static inline struct device *tdc2dev(struct tegra_adma_chan *tdc)
202{
203 return tdc->tdma->dev;
204}
205
206static void tegra_adma_desc_free(struct virt_dma_desc *vd)
207{
208 kfree(container_of(vd, struct tegra_adma_desc, vd));
209}
210
211static int tegra_adma_slave_config(struct dma_chan *dc,
212 struct dma_slave_config *sconfig)
213{
214 struct tegra_adma_chan *tdc = to_tegra_adma_chan(dc);
215
216 memcpy(&tdc->sconfig, sconfig, sizeof(*sconfig));
217
218 return 0;
219}
220
221static int tegra_adma_init(struct tegra_adma *tdma)
222{
223 u32 status;
224 int ret;
225
226 /* Clear any interrupts */
227 tdma_write(tdma, tdma->cdata->global_int_clear, 0x1);
228
229 /* Assert soft reset */
230 tdma_write(tdma, ADMA_GLOBAL_SOFT_RESET, 0x1);
231
232 /* Wait for reset to clear */
233 ret = readx_poll_timeout(readl,
234 tdma->base_addr +
235 tdma->cdata->global_reg_offset +
236 ADMA_GLOBAL_SOFT_RESET,
237 status, status == 0, 20, 10000);
238 if (ret)
239 return ret;
240
241 /* Enable global ADMA registers */
242 tdma_write(tdma, ADMA_GLOBAL_CMD, 1);
243
244 return 0;
245}
246
247static int tegra_adma_request_alloc(struct tegra_adma_chan *tdc,
248 enum dma_transfer_direction direction)
249{
250 struct tegra_adma *tdma = tdc->tdma;
251 unsigned int sreq_index = tdc->sreq_index;
252
253 if (tdc->sreq_reserved)
254 return tdc->sreq_dir == direction ? 0 : -EINVAL;
255
256 if (sreq_index > tdma->cdata->ch_req_max) {
257 dev_err(tdma->dev, "invalid DMA request\n");
258 return -EINVAL;
259 }
260
261 switch (direction) {
262 case DMA_MEM_TO_DEV:
263 if (test_and_set_bit(sreq_index, &tdma->tx_requests_reserved)) {
264 dev_err(tdma->dev, "DMA request reserved\n");
265 return -EINVAL;
266 }
267 break;
268
269 case DMA_DEV_TO_MEM:
270 if (test_and_set_bit(sreq_index, &tdma->rx_requests_reserved)) {
271 dev_err(tdma->dev, "DMA request reserved\n");
272 return -EINVAL;
273 }
274 break;
275
276 default:
277 dev_WARN(tdma->dev, "channel %s has invalid transfer type\n",
278 dma_chan_name(&tdc->vc.chan));
279 return -EINVAL;
280 }
281
282 tdc->sreq_dir = direction;
283 tdc->sreq_reserved = true;
284
285 return 0;
286}
287
288static void tegra_adma_request_free(struct tegra_adma_chan *tdc)
289{
290 struct tegra_adma *tdma = tdc->tdma;
291
292 if (!tdc->sreq_reserved)
293 return;
294
295 switch (tdc->sreq_dir) {
296 case DMA_MEM_TO_DEV:
297 clear_bit(tdc->sreq_index, &tdma->tx_requests_reserved);
298 break;
299
300 case DMA_DEV_TO_MEM:
301 clear_bit(tdc->sreq_index, &tdma->rx_requests_reserved);
302 break;
303
304 default:
305 dev_WARN(tdma->dev, "channel %s has invalid transfer type\n",
306 dma_chan_name(&tdc->vc.chan));
307 return;
308 }
309
310 tdc->sreq_reserved = false;
311}
312
313static u32 tegra_adma_irq_status(struct tegra_adma_chan *tdc)
314{
315 u32 status = tdma_ch_read(tdc, ADMA_CH_INT_STATUS);
316
317 return status & ADMA_CH_INT_STATUS_XFER_DONE;
318}
319
320static u32 tegra_adma_irq_clear(struct tegra_adma_chan *tdc)
321{
322 u32 status = tegra_adma_irq_status(tdc);
323
324 if (status)
325 tdma_ch_write(tdc, ADMA_CH_INT_CLEAR, status);
326
327 return status;
328}
329
330static void tegra_adma_stop(struct tegra_adma_chan *tdc)
331{
332 unsigned int status;
333
334 /* Disable ADMA */
335 tdma_ch_write(tdc, ADMA_CH_CMD, 0);
336
337 /* Clear interrupt status */
338 tegra_adma_irq_clear(tdc);
339
340 if (readx_poll_timeout_atomic(readl, tdc->chan_addr + ADMA_CH_STATUS,
341 status, !(status & ADMA_CH_STATUS_XFER_EN),
342 20, 10000)) {
343 dev_err(tdc2dev(tdc), "unable to stop DMA channel\n");
344 return;
345 }
346
347 kfree(tdc->desc);
348 tdc->desc = NULL;
349}
350
351static void tegra_adma_start(struct tegra_adma_chan *tdc)
352{
353 struct virt_dma_desc *vd = vchan_next_desc(&tdc->vc);
354 struct tegra_adma_chan_regs *ch_regs;
355 struct tegra_adma_desc *desc;
356
357 if (!vd)
358 return;
359
360 list_del(&vd->node);
361
362 desc = to_tegra_adma_desc(&vd->tx);
363
364 if (!desc) {
365 dev_warn(tdc2dev(tdc), "unable to start DMA, no descriptor\n");
366 return;
367 }
368
369 ch_regs = &desc->ch_regs;
370
371 tdc->tx_buf_pos = 0;
372 tdc->tx_buf_count = 0;
373 tdma_ch_write(tdc, ADMA_CH_TC, ch_regs->tc);
374 tdma_ch_write(tdc, ADMA_CH_CTRL, ch_regs->ctrl);
375 tdma_ch_write(tdc, ADMA_CH_LOWER_SRC_ADDR, ch_regs->src_addr);
376 tdma_ch_write(tdc, ADMA_CH_LOWER_TRG_ADDR, ch_regs->trg_addr);
377 tdma_ch_write(tdc, ADMA_CH_FIFO_CTRL, ch_regs->fifo_ctrl);
378 tdma_ch_write(tdc, ADMA_CH_CONFIG, ch_regs->config);
379
380 /* Start ADMA */
381 tdma_ch_write(tdc, ADMA_CH_CMD, 1);
382
383 tdc->desc = desc;
384}
385
386static unsigned int tegra_adma_get_residue(struct tegra_adma_chan *tdc)
387{
388 struct tegra_adma_desc *desc = tdc->desc;
389 unsigned int max = ADMA_CH_XFER_STATUS_COUNT_MASK + 1;
390 unsigned int pos = tdma_ch_read(tdc, ADMA_CH_XFER_STATUS);
391 unsigned int periods_remaining;
392
393 /*
394 * Handle wrap around of buffer count register
395 */
396 if (pos < tdc->tx_buf_pos)
397 tdc->tx_buf_count += pos + (max - tdc->tx_buf_pos);
398 else
399 tdc->tx_buf_count += pos - tdc->tx_buf_pos;
400
401 periods_remaining = tdc->tx_buf_count % desc->num_periods;
402 tdc->tx_buf_pos = pos;
403
404 return desc->buf_len - (periods_remaining * desc->period_len);
405}
406
407static irqreturn_t tegra_adma_isr(int irq, void *dev_id)
408{
409 struct tegra_adma_chan *tdc = dev_id;
410 unsigned long status;
411 unsigned long flags;
412
413 spin_lock_irqsave(&tdc->vc.lock, flags);
414
415 status = tegra_adma_irq_clear(tdc);
416 if (status == 0 || !tdc->desc) {
417 spin_unlock_irqrestore(&tdc->vc.lock, flags);
418 return IRQ_NONE;
419 }
420
421 vchan_cyclic_callback(&tdc->desc->vd);
422
423 spin_unlock_irqrestore(&tdc->vc.lock, flags);
424
425 return IRQ_HANDLED;
426}
427
428static void tegra_adma_issue_pending(struct dma_chan *dc)
429{
430 struct tegra_adma_chan *tdc = to_tegra_adma_chan(dc);
431 unsigned long flags;
432
433 spin_lock_irqsave(&tdc->vc.lock, flags);
434
435 if (vchan_issue_pending(&tdc->vc)) {
436 if (!tdc->desc)
437 tegra_adma_start(tdc);
438 }
439
440 spin_unlock_irqrestore(&tdc->vc.lock, flags);
441}
442
443static bool tegra_adma_is_paused(struct tegra_adma_chan *tdc)
444{
445 u32 csts;
446
447 csts = tdma_ch_read(tdc, ADMA_CH_STATUS);
448 csts &= ADMA_CH_STATUS_XFER_PAUSED;
449
450 return csts ? true : false;
451}
452
453static int tegra_adma_pause(struct dma_chan *dc)
454{
455 struct tegra_adma_chan *tdc = to_tegra_adma_chan(dc);
456 struct tegra_adma_desc *desc = tdc->desc;
457 struct tegra_adma_chan_regs *ch_regs = &desc->ch_regs;
458 int dcnt = 10;
459
460 ch_regs->ctrl = tdma_ch_read(tdc, ADMA_CH_CTRL);
461 ch_regs->ctrl |= (1 << ADMA_CH_CTRL_XFER_PAUSE_SHIFT);
462 tdma_ch_write(tdc, ADMA_CH_CTRL, ch_regs->ctrl);
463
464 while (dcnt-- && !tegra_adma_is_paused(tdc))
465 udelay(TEGRA_ADMA_BURST_COMPLETE_TIME);
466
467 if (dcnt < 0) {
468 dev_err(tdc2dev(tdc), "unable to pause DMA channel\n");
469 return -EBUSY;
470 }
471
472 return 0;
473}
474
475static int tegra_adma_resume(struct dma_chan *dc)
476{
477 struct tegra_adma_chan *tdc = to_tegra_adma_chan(dc);
478 struct tegra_adma_desc *desc = tdc->desc;
479 struct tegra_adma_chan_regs *ch_regs = &desc->ch_regs;
480
481 ch_regs->ctrl = tdma_ch_read(tdc, ADMA_CH_CTRL);
482 ch_regs->ctrl &= ~(1 << ADMA_CH_CTRL_XFER_PAUSE_SHIFT);
483 tdma_ch_write(tdc, ADMA_CH_CTRL, ch_regs->ctrl);
484
485 return 0;
486}
487
488static int tegra_adma_terminate_all(struct dma_chan *dc)
489{
490 struct tegra_adma_chan *tdc = to_tegra_adma_chan(dc);
491 unsigned long flags;
492 LIST_HEAD(head);
493
494 spin_lock_irqsave(&tdc->vc.lock, flags);
495
496 if (tdc->desc)
497 tegra_adma_stop(tdc);
498
499 tegra_adma_request_free(tdc);
500 vchan_get_all_descriptors(&tdc->vc, &head);
501 spin_unlock_irqrestore(&tdc->vc.lock, flags);
502 vchan_dma_desc_free_list(&tdc->vc, &head);
503
504 return 0;
505}
506
507static enum dma_status tegra_adma_tx_status(struct dma_chan *dc,
508 dma_cookie_t cookie,
509 struct dma_tx_state *txstate)
510{
511 struct tegra_adma_chan *tdc = to_tegra_adma_chan(dc);
512 struct tegra_adma_desc *desc;
513 struct virt_dma_desc *vd;
514 enum dma_status ret;
515 unsigned long flags;
516 unsigned int residual;
517
518 ret = dma_cookie_status(dc, cookie, txstate);
519 if (ret == DMA_COMPLETE || !txstate)
520 return ret;
521
522 spin_lock_irqsave(&tdc->vc.lock, flags);
523
524 vd = vchan_find_desc(&tdc->vc, cookie);
525 if (vd) {
526 desc = to_tegra_adma_desc(&vd->tx);
527 residual = desc->ch_regs.tc;
528 } else if (tdc->desc && tdc->desc->vd.tx.cookie == cookie) {
529 residual = tegra_adma_get_residue(tdc);
530 } else {
531 residual = 0;
532 }
533
534 spin_unlock_irqrestore(&tdc->vc.lock, flags);
535
536 dma_set_residue(txstate, residual);
537
538 return ret;
539}
540
541static unsigned int tegra210_adma_get_burst_config(unsigned int burst_size)
542{
543 if (!burst_size || burst_size > ADMA_CH_CONFIG_MAX_BURST_SIZE)
544 burst_size = ADMA_CH_CONFIG_MAX_BURST_SIZE;
545
546 return fls(burst_size) << ADMA_CH_CONFIG_BURST_SIZE_SHIFT;
547}
548
549static unsigned int tegra186_adma_get_burst_config(unsigned int burst_size)
550{
551 if (!burst_size || burst_size > ADMA_CH_CONFIG_MAX_BURST_SIZE)
552 burst_size = ADMA_CH_CONFIG_MAX_BURST_SIZE;
553
554 return (burst_size - 1) << ADMA_CH_CONFIG_BURST_SIZE_SHIFT;
555}
556
557static int tegra_adma_set_xfer_params(struct tegra_adma_chan *tdc,
558 struct tegra_adma_desc *desc,
559 dma_addr_t buf_addr,
560 enum dma_transfer_direction direction)
561{
562 struct tegra_adma_chan_regs *ch_regs = &desc->ch_regs;
563 const struct tegra_adma_chip_data *cdata = tdc->tdma->cdata;
564 unsigned int burst_size, adma_dir;
565
566 if (desc->num_periods > ADMA_CH_CONFIG_MAX_BUFS)
567 return -EINVAL;
568
569 switch (direction) {
570 case DMA_MEM_TO_DEV:
571 adma_dir = ADMA_CH_CTRL_DIR_MEM2AHUB;
572 burst_size = tdc->sconfig.dst_maxburst;
573 ch_regs->config = ADMA_CH_CONFIG_SRC_BUF(desc->num_periods - 1);
574 ch_regs->ctrl = ADMA_CH_REG_FIELD_VAL(tdc->sreq_index,
575 cdata->ch_req_mask,
576 cdata->ch_req_tx_shift);
577 ch_regs->src_addr = buf_addr;
578 break;
579
580 case DMA_DEV_TO_MEM:
581 adma_dir = ADMA_CH_CTRL_DIR_AHUB2MEM;
582 burst_size = tdc->sconfig.src_maxburst;
583 ch_regs->config = ADMA_CH_CONFIG_TRG_BUF(desc->num_periods - 1);
584 ch_regs->ctrl = ADMA_CH_REG_FIELD_VAL(tdc->sreq_index,
585 cdata->ch_req_mask,
586 cdata->ch_req_rx_shift);
587 ch_regs->trg_addr = buf_addr;
588 break;
589
590 default:
591 dev_err(tdc2dev(tdc), "DMA direction is not supported\n");
592 return -EINVAL;
593 }
594
595 ch_regs->ctrl |= ADMA_CH_CTRL_DIR(adma_dir) |
596 ADMA_CH_CTRL_MODE_CONTINUOUS |
597 ADMA_CH_CTRL_FLOWCTRL_EN;
598 ch_regs->config |= cdata->adma_get_burst_config(burst_size);
599 ch_regs->config |= ADMA_CH_CONFIG_WEIGHT_FOR_WRR(1);
600 if (cdata->has_outstanding_reqs)
601 ch_regs->config |= TEGRA186_ADMA_CH_CONFIG_OUTSTANDING_REQS(8);
602 ch_regs->fifo_ctrl = cdata->ch_fifo_ctrl;
603 ch_regs->tc = desc->period_len & ADMA_CH_TC_COUNT_MASK;
604
605 return tegra_adma_request_alloc(tdc, direction);
606}
607
608static struct dma_async_tx_descriptor *tegra_adma_prep_dma_cyclic(
609 struct dma_chan *dc, dma_addr_t buf_addr, size_t buf_len,
610 size_t period_len, enum dma_transfer_direction direction,
611 unsigned long flags)
612{
613 struct tegra_adma_chan *tdc = to_tegra_adma_chan(dc);
614 struct tegra_adma_desc *desc = NULL;
615
616 if (!buf_len || !period_len || period_len > ADMA_CH_TC_COUNT_MASK) {
617 dev_err(tdc2dev(tdc), "invalid buffer/period len\n");
618 return NULL;
619 }
620
621 if (buf_len % period_len) {
622 dev_err(tdc2dev(tdc), "buf_len not a multiple of period_len\n");
623 return NULL;
624 }
625
626 if (!IS_ALIGNED(buf_addr, 4)) {
627 dev_err(tdc2dev(tdc), "invalid buffer alignment\n");
628 return NULL;
629 }
630
631 desc = kzalloc(sizeof(*desc), GFP_NOWAIT);
632 if (!desc)
633 return NULL;
634
635 desc->buf_len = buf_len;
636 desc->period_len = period_len;
637 desc->num_periods = buf_len / period_len;
638
639 if (tegra_adma_set_xfer_params(tdc, desc, buf_addr, direction)) {
640 kfree(desc);
641 return NULL;
642 }
643
644 return vchan_tx_prep(&tdc->vc, &desc->vd, flags);
645}
646
647static int tegra_adma_alloc_chan_resources(struct dma_chan *dc)
648{
649 struct tegra_adma_chan *tdc = to_tegra_adma_chan(dc);
650 int ret;
651
652 ret = request_irq(tdc->irq, tegra_adma_isr, 0, dma_chan_name(dc), tdc);
653 if (ret) {
654 dev_err(tdc2dev(tdc), "failed to get interrupt for %s\n",
655 dma_chan_name(dc));
656 return ret;
657 }
658
659 ret = pm_runtime_get_sync(tdc2dev(tdc));
660 if (ret < 0) {
661 free_irq(tdc->irq, tdc);
662 return ret;
663 }
664
665 dma_cookie_init(&tdc->vc.chan);
666
667 return 0;
668}
669
670static void tegra_adma_free_chan_resources(struct dma_chan *dc)
671{
672 struct tegra_adma_chan *tdc = to_tegra_adma_chan(dc);
673
674 tegra_adma_terminate_all(dc);
675 vchan_free_chan_resources(&tdc->vc);
676 tasklet_kill(&tdc->vc.task);
677 free_irq(tdc->irq, tdc);
678 pm_runtime_put(tdc2dev(tdc));
679
680 tdc->sreq_index = 0;
681 tdc->sreq_dir = DMA_TRANS_NONE;
682}
683
684static struct dma_chan *tegra_dma_of_xlate(struct of_phandle_args *dma_spec,
685 struct of_dma *ofdma)
686{
687 struct tegra_adma *tdma = ofdma->of_dma_data;
688 struct tegra_adma_chan *tdc;
689 struct dma_chan *chan;
690 unsigned int sreq_index;
691
692 if (dma_spec->args_count != 1)
693 return NULL;
694
695 sreq_index = dma_spec->args[0];
696
697 if (sreq_index == 0) {
698 dev_err(tdma->dev, "DMA request must not be 0\n");
699 return NULL;
700 }
701
702 chan = dma_get_any_slave_channel(&tdma->dma_dev);
703 if (!chan)
704 return NULL;
705
706 tdc = to_tegra_adma_chan(chan);
707 tdc->sreq_index = sreq_index;
708
709 return chan;
710}
711
712static int __maybe_unused tegra_adma_runtime_suspend(struct device *dev)
713{
714 struct tegra_adma *tdma = dev_get_drvdata(dev);
715 struct tegra_adma_chan_regs *ch_reg;
716 struct tegra_adma_chan *tdc;
717 int i;
718
719 tdma->global_cmd = tdma_read(tdma, ADMA_GLOBAL_CMD);
720 if (!tdma->global_cmd)
721 goto clk_disable;
722
723 for (i = 0; i < tdma->nr_channels; i++) {
724 tdc = &tdma->channels[i];
725 ch_reg = &tdc->ch_regs;
726 ch_reg->cmd = tdma_ch_read(tdc, ADMA_CH_CMD);
727 /* skip if channel is not active */
728 if (!ch_reg->cmd)
729 continue;
730 ch_reg->tc = tdma_ch_read(tdc, ADMA_CH_TC);
731 ch_reg->src_addr = tdma_ch_read(tdc, ADMA_CH_LOWER_SRC_ADDR);
732 ch_reg->trg_addr = tdma_ch_read(tdc, ADMA_CH_LOWER_TRG_ADDR);
733 ch_reg->ctrl = tdma_ch_read(tdc, ADMA_CH_CTRL);
734 ch_reg->fifo_ctrl = tdma_ch_read(tdc, ADMA_CH_FIFO_CTRL);
735 ch_reg->config = tdma_ch_read(tdc, ADMA_CH_CONFIG);
736 }
737
738clk_disable:
739 clk_disable_unprepare(tdma->ahub_clk);
740
741 return 0;
742}
743
744static int __maybe_unused tegra_adma_runtime_resume(struct device *dev)
745{
746 struct tegra_adma *tdma = dev_get_drvdata(dev);
747 struct tegra_adma_chan_regs *ch_reg;
748 struct tegra_adma_chan *tdc;
749 int ret, i;
750
751 ret = clk_prepare_enable(tdma->ahub_clk);
752 if (ret) {
753 dev_err(dev, "ahub clk_enable failed: %d\n", ret);
754 return ret;
755 }
756 tdma_write(tdma, ADMA_GLOBAL_CMD, tdma->global_cmd);
757
758 if (!tdma->global_cmd)
759 return 0;
760
761 for (i = 0; i < tdma->nr_channels; i++) {
762 tdc = &tdma->channels[i];
763 ch_reg = &tdc->ch_regs;
764 /* skip if channel was not active earlier */
765 if (!ch_reg->cmd)
766 continue;
767 tdma_ch_write(tdc, ADMA_CH_TC, ch_reg->tc);
768 tdma_ch_write(tdc, ADMA_CH_LOWER_SRC_ADDR, ch_reg->src_addr);
769 tdma_ch_write(tdc, ADMA_CH_LOWER_TRG_ADDR, ch_reg->trg_addr);
770 tdma_ch_write(tdc, ADMA_CH_CTRL, ch_reg->ctrl);
771 tdma_ch_write(tdc, ADMA_CH_FIFO_CTRL, ch_reg->fifo_ctrl);
772 tdma_ch_write(tdc, ADMA_CH_CONFIG, ch_reg->config);
773 tdma_ch_write(tdc, ADMA_CH_CMD, ch_reg->cmd);
774 }
775
776 return 0;
777}
778
779static const struct tegra_adma_chip_data tegra210_chip_data = {
780 .adma_get_burst_config = tegra210_adma_get_burst_config,
781 .global_reg_offset = 0xc00,
782 .global_int_clear = 0x20,
783 .ch_req_tx_shift = 28,
784 .ch_req_rx_shift = 24,
785 .ch_base_offset = 0,
786 .has_outstanding_reqs = false,
787 .ch_fifo_ctrl = TEGRA210_FIFO_CTRL_DEFAULT,
788 .ch_req_mask = 0xf,
789 .ch_req_max = 10,
790 .ch_reg_size = 0x80,
791 .nr_channels = 22,
792};
793
794static const struct tegra_adma_chip_data tegra186_chip_data = {
795 .adma_get_burst_config = tegra186_adma_get_burst_config,
796 .global_reg_offset = 0,
797 .global_int_clear = 0x402c,
798 .ch_req_tx_shift = 27,
799 .ch_req_rx_shift = 22,
800 .ch_base_offset = 0x10000,
801 .has_outstanding_reqs = true,
802 .ch_fifo_ctrl = TEGRA186_FIFO_CTRL_DEFAULT,
803 .ch_req_mask = 0x1f,
804 .ch_req_max = 20,
805 .ch_reg_size = 0x100,
806 .nr_channels = 32,
807};
808
809static const struct of_device_id tegra_adma_of_match[] = {
810 { .compatible = "nvidia,tegra210-adma", .data = &tegra210_chip_data },
811 { .compatible = "nvidia,tegra186-adma", .data = &tegra186_chip_data },
812 { },
813};
814MODULE_DEVICE_TABLE(of, tegra_adma_of_match);
815
816static int tegra_adma_probe(struct platform_device *pdev)
817{
818 const struct tegra_adma_chip_data *cdata;
819 struct tegra_adma *tdma;
820 struct resource *res;
821 int ret, i;
822
823 cdata = of_device_get_match_data(&pdev->dev);
824 if (!cdata) {
825 dev_err(&pdev->dev, "device match data not found\n");
826 return -ENODEV;
827 }
828
829 tdma = devm_kzalloc(&pdev->dev,
830 struct_size(tdma, channels, cdata->nr_channels),
831 GFP_KERNEL);
832 if (!tdma)
833 return -ENOMEM;
834
835 tdma->dev = &pdev->dev;
836 tdma->cdata = cdata;
837 tdma->nr_channels = cdata->nr_channels;
838 platform_set_drvdata(pdev, tdma);
839
840 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
841 tdma->base_addr = devm_ioremap_resource(&pdev->dev, res);
842 if (IS_ERR(tdma->base_addr))
843 return PTR_ERR(tdma->base_addr);
844
845 tdma->ahub_clk = devm_clk_get(&pdev->dev, "d_audio");
846 if (IS_ERR(tdma->ahub_clk)) {
847 dev_err(&pdev->dev, "Error: Missing ahub controller clock\n");
848 return PTR_ERR(tdma->ahub_clk);
849 }
850
851 INIT_LIST_HEAD(&tdma->dma_dev.channels);
852 for (i = 0; i < tdma->nr_channels; i++) {
853 struct tegra_adma_chan *tdc = &tdma->channels[i];
854
855 tdc->chan_addr = tdma->base_addr + cdata->ch_base_offset
856 + (cdata->ch_reg_size * i);
857
858 tdc->irq = of_irq_get(pdev->dev.of_node, i);
859 if (tdc->irq <= 0) {
860 ret = tdc->irq ?: -ENXIO;
861 goto irq_dispose;
862 }
863
864 vchan_init(&tdc->vc, &tdma->dma_dev);
865 tdc->vc.desc_free = tegra_adma_desc_free;
866 tdc->tdma = tdma;
867 }
868
869 pm_runtime_enable(&pdev->dev);
870
871 ret = pm_runtime_get_sync(&pdev->dev);
872 if (ret < 0)
873 goto rpm_disable;
874
875 ret = tegra_adma_init(tdma);
876 if (ret)
877 goto rpm_put;
878
879 dma_cap_set(DMA_SLAVE, tdma->dma_dev.cap_mask);
880 dma_cap_set(DMA_PRIVATE, tdma->dma_dev.cap_mask);
881 dma_cap_set(DMA_CYCLIC, tdma->dma_dev.cap_mask);
882
883 tdma->dma_dev.dev = &pdev->dev;
884 tdma->dma_dev.device_alloc_chan_resources =
885 tegra_adma_alloc_chan_resources;
886 tdma->dma_dev.device_free_chan_resources =
887 tegra_adma_free_chan_resources;
888 tdma->dma_dev.device_issue_pending = tegra_adma_issue_pending;
889 tdma->dma_dev.device_prep_dma_cyclic = tegra_adma_prep_dma_cyclic;
890 tdma->dma_dev.device_config = tegra_adma_slave_config;
891 tdma->dma_dev.device_tx_status = tegra_adma_tx_status;
892 tdma->dma_dev.device_terminate_all = tegra_adma_terminate_all;
893 tdma->dma_dev.src_addr_widths = BIT(DMA_SLAVE_BUSWIDTH_4_BYTES);
894 tdma->dma_dev.dst_addr_widths = BIT(DMA_SLAVE_BUSWIDTH_4_BYTES);
895 tdma->dma_dev.directions = BIT(DMA_DEV_TO_MEM) | BIT(DMA_MEM_TO_DEV);
896 tdma->dma_dev.residue_granularity = DMA_RESIDUE_GRANULARITY_SEGMENT;
897 tdma->dma_dev.device_pause = tegra_adma_pause;
898 tdma->dma_dev.device_resume = tegra_adma_resume;
899
900 ret = dma_async_device_register(&tdma->dma_dev);
901 if (ret < 0) {
902 dev_err(&pdev->dev, "ADMA registration failed: %d\n", ret);
903 goto irq_dispose;
904 }
905
906 ret = of_dma_controller_register(pdev->dev.of_node,
907 tegra_dma_of_xlate, tdma);
908 if (ret < 0) {
909 dev_err(&pdev->dev, "ADMA OF registration failed %d\n", ret);
910 goto dma_remove;
911 }
912
913 pm_runtime_put(&pdev->dev);
914
915 dev_info(&pdev->dev, "Tegra210 ADMA driver registered %d channels\n",
916 tdma->nr_channels);
917
918 return 0;
919
920dma_remove:
921 dma_async_device_unregister(&tdma->dma_dev);
922rpm_put:
923 pm_runtime_put_sync(&pdev->dev);
924rpm_disable:
925 pm_runtime_disable(&pdev->dev);
926irq_dispose:
927 while (--i >= 0)
928 irq_dispose_mapping(tdma->channels[i].irq);
929
930 return ret;
931}
932
933static int tegra_adma_remove(struct platform_device *pdev)
934{
935 struct tegra_adma *tdma = platform_get_drvdata(pdev);
936 int i;
937
938 of_dma_controller_free(pdev->dev.of_node);
939 dma_async_device_unregister(&tdma->dma_dev);
940
941 for (i = 0; i < tdma->nr_channels; ++i)
942 irq_dispose_mapping(tdma->channels[i].irq);
943
944 pm_runtime_put_sync(&pdev->dev);
945 pm_runtime_disable(&pdev->dev);
946
947 return 0;
948}
949
950static const struct dev_pm_ops tegra_adma_dev_pm_ops = {
951 SET_RUNTIME_PM_OPS(tegra_adma_runtime_suspend,
952 tegra_adma_runtime_resume, NULL)
953 SET_LATE_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,
954 pm_runtime_force_resume)
955};
956
957static struct platform_driver tegra_admac_driver = {
958 .driver = {
959 .name = "tegra-adma",
960 .pm = &tegra_adma_dev_pm_ops,
961 .of_match_table = tegra_adma_of_match,
962 },
963 .probe = tegra_adma_probe,
964 .remove = tegra_adma_remove,
965};
966
967module_platform_driver(tegra_admac_driver);
968
969MODULE_ALIAS("platform:tegra210-adma");
970MODULE_DESCRIPTION("NVIDIA Tegra ADMA driver");
971MODULE_AUTHOR("Dara Ramesh <dramesh@nvidia.com>");
972MODULE_AUTHOR("Jon Hunter <jonathanh@nvidia.com>");
973MODULE_LICENSE("GPL v2");
1/*
2 * ADMA driver for Nvidia's Tegra210 ADMA controller.
3 *
4 * Copyright (c) 2016, NVIDIA CORPORATION. All rights reserved.
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms and conditions of the GNU General Public License,
8 * version 2, as published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope it will be useful, but WITHOUT
11 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 * more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program. If not, see <http://www.gnu.org/licenses/>.
17 */
18
19#include <linux/clk.h>
20#include <linux/iopoll.h>
21#include <linux/module.h>
22#include <linux/of_device.h>
23#include <linux/of_dma.h>
24#include <linux/of_irq.h>
25#include <linux/pm_clock.h>
26#include <linux/pm_runtime.h>
27#include <linux/slab.h>
28
29#include "virt-dma.h"
30
31#define ADMA_CH_CMD 0x00
32#define ADMA_CH_STATUS 0x0c
33#define ADMA_CH_STATUS_XFER_EN BIT(0)
34
35#define ADMA_CH_INT_STATUS 0x10
36#define ADMA_CH_INT_STATUS_XFER_DONE BIT(0)
37
38#define ADMA_CH_INT_CLEAR 0x1c
39#define ADMA_CH_CTRL 0x24
40#define ADMA_CH_CTRL_TX_REQ(val) (((val) & 0xf) << 28)
41#define ADMA_CH_CTRL_TX_REQ_MAX 10
42#define ADMA_CH_CTRL_RX_REQ(val) (((val) & 0xf) << 24)
43#define ADMA_CH_CTRL_RX_REQ_MAX 10
44#define ADMA_CH_CTRL_DIR(val) (((val) & 0xf) << 12)
45#define ADMA_CH_CTRL_DIR_AHUB2MEM 2
46#define ADMA_CH_CTRL_DIR_MEM2AHUB 4
47#define ADMA_CH_CTRL_MODE_CONTINUOUS (2 << 8)
48#define ADMA_CH_CTRL_FLOWCTRL_EN BIT(1)
49
50#define ADMA_CH_CONFIG 0x28
51#define ADMA_CH_CONFIG_SRC_BUF(val) (((val) & 0x7) << 28)
52#define ADMA_CH_CONFIG_TRG_BUF(val) (((val) & 0x7) << 24)
53#define ADMA_CH_CONFIG_BURST_SIZE(val) (((val) & 0x7) << 20)
54#define ADMA_CH_CONFIG_BURST_16 5
55#define ADMA_CH_CONFIG_WEIGHT_FOR_WRR(val) ((val) & 0xf)
56#define ADMA_CH_CONFIG_MAX_BUFS 8
57
58#define ADMA_CH_FIFO_CTRL 0x2c
59#define ADMA_CH_FIFO_CTRL_OVRFW_THRES(val) (((val) & 0xf) << 24)
60#define ADMA_CH_FIFO_CTRL_STARV_THRES(val) (((val) & 0xf) << 16)
61#define ADMA_CH_FIFO_CTRL_TX_SIZE(val) (((val) & 0xf) << 8)
62#define ADMA_CH_FIFO_CTRL_RX_SIZE(val) ((val) & 0xf)
63
64#define ADMA_CH_LOWER_SRC_ADDR 0x34
65#define ADMA_CH_LOWER_TRG_ADDR 0x3c
66#define ADMA_CH_TC 0x44
67#define ADMA_CH_TC_COUNT_MASK 0x3ffffffc
68
69#define ADMA_CH_XFER_STATUS 0x54
70#define ADMA_CH_XFER_STATUS_COUNT_MASK 0xffff
71
72#define ADMA_GLOBAL_CMD 0xc00
73#define ADMA_GLOBAL_SOFT_RESET 0xc04
74#define ADMA_GLOBAL_INT_CLEAR 0xc20
75#define ADMA_GLOBAL_CTRL 0xc24
76
77#define ADMA_CH_REG_OFFSET(a) (a * 0x80)
78
79#define ADMA_CH_FIFO_CTRL_DEFAULT (ADMA_CH_FIFO_CTRL_OVRFW_THRES(1) | \
80 ADMA_CH_FIFO_CTRL_STARV_THRES(1) | \
81 ADMA_CH_FIFO_CTRL_TX_SIZE(3) | \
82 ADMA_CH_FIFO_CTRL_RX_SIZE(3))
83struct tegra_adma;
84
85/*
86 * struct tegra_adma_chip_data - Tegra chip specific data
87 * @nr_channels: Number of DMA channels available.
88 */
89struct tegra_adma_chip_data {
90 int nr_channels;
91};
92
93/*
94 * struct tegra_adma_chan_regs - Tegra ADMA channel registers
95 */
96struct tegra_adma_chan_regs {
97 unsigned int ctrl;
98 unsigned int config;
99 unsigned int src_addr;
100 unsigned int trg_addr;
101 unsigned int fifo_ctrl;
102 unsigned int tc;
103};
104
105/*
106 * struct tegra_adma_desc - Tegra ADMA descriptor to manage transfer requests.
107 */
108struct tegra_adma_desc {
109 struct virt_dma_desc vd;
110 struct tegra_adma_chan_regs ch_regs;
111 size_t buf_len;
112 size_t period_len;
113 size_t num_periods;
114};
115
116/*
117 * struct tegra_adma_chan - Tegra ADMA channel information
118 */
119struct tegra_adma_chan {
120 struct virt_dma_chan vc;
121 struct tegra_adma_desc *desc;
122 struct tegra_adma *tdma;
123 int irq;
124 void __iomem *chan_addr;
125
126 /* Slave channel configuration info */
127 struct dma_slave_config sconfig;
128 enum dma_transfer_direction sreq_dir;
129 unsigned int sreq_index;
130 bool sreq_reserved;
131
132 /* Transfer count and position info */
133 unsigned int tx_buf_count;
134 unsigned int tx_buf_pos;
135};
136
137/*
138 * struct tegra_adma - Tegra ADMA controller information
139 */
140struct tegra_adma {
141 struct dma_device dma_dev;
142 struct device *dev;
143 void __iomem *base_addr;
144 unsigned int nr_channels;
145 unsigned long rx_requests_reserved;
146 unsigned long tx_requests_reserved;
147
148 /* Used to store global command register state when suspending */
149 unsigned int global_cmd;
150
151 /* Last member of the structure */
152 struct tegra_adma_chan channels[0];
153};
154
155static inline void tdma_write(struct tegra_adma *tdma, u32 reg, u32 val)
156{
157 writel(val, tdma->base_addr + reg);
158}
159
160static inline u32 tdma_read(struct tegra_adma *tdma, u32 reg)
161{
162 return readl(tdma->base_addr + reg);
163}
164
165static inline void tdma_ch_write(struct tegra_adma_chan *tdc, u32 reg, u32 val)
166{
167 writel(val, tdc->chan_addr + reg);
168}
169
170static inline u32 tdma_ch_read(struct tegra_adma_chan *tdc, u32 reg)
171{
172 return readl(tdc->chan_addr + reg);
173}
174
175static inline struct tegra_adma_chan *to_tegra_adma_chan(struct dma_chan *dc)
176{
177 return container_of(dc, struct tegra_adma_chan, vc.chan);
178}
179
180static inline struct tegra_adma_desc *to_tegra_adma_desc(
181 struct dma_async_tx_descriptor *td)
182{
183 return container_of(td, struct tegra_adma_desc, vd.tx);
184}
185
186static inline struct device *tdc2dev(struct tegra_adma_chan *tdc)
187{
188 return tdc->tdma->dev;
189}
190
191static void tegra_adma_desc_free(struct virt_dma_desc *vd)
192{
193 kfree(container_of(vd, struct tegra_adma_desc, vd));
194}
195
196static int tegra_adma_slave_config(struct dma_chan *dc,
197 struct dma_slave_config *sconfig)
198{
199 struct tegra_adma_chan *tdc = to_tegra_adma_chan(dc);
200
201 memcpy(&tdc->sconfig, sconfig, sizeof(*sconfig));
202
203 return 0;
204}
205
206static int tegra_adma_init(struct tegra_adma *tdma)
207{
208 u32 status;
209 int ret;
210
211 /* Clear any interrupts */
212 tdma_write(tdma, ADMA_GLOBAL_INT_CLEAR, 0x1);
213
214 /* Assert soft reset */
215 tdma_write(tdma, ADMA_GLOBAL_SOFT_RESET, 0x1);
216
217 /* Wait for reset to clear */
218 ret = readx_poll_timeout(readl,
219 tdma->base_addr + ADMA_GLOBAL_SOFT_RESET,
220 status, status == 0, 20, 10000);
221 if (ret)
222 return ret;
223
224 /* Enable global ADMA registers */
225 tdma_write(tdma, ADMA_GLOBAL_CMD, 1);
226
227 return 0;
228}
229
230static int tegra_adma_request_alloc(struct tegra_adma_chan *tdc,
231 enum dma_transfer_direction direction)
232{
233 struct tegra_adma *tdma = tdc->tdma;
234 unsigned int sreq_index = tdc->sreq_index;
235
236 if (tdc->sreq_reserved)
237 return tdc->sreq_dir == direction ? 0 : -EINVAL;
238
239 switch (direction) {
240 case DMA_MEM_TO_DEV:
241 if (sreq_index > ADMA_CH_CTRL_TX_REQ_MAX) {
242 dev_err(tdma->dev, "invalid DMA request\n");
243 return -EINVAL;
244 }
245
246 if (test_and_set_bit(sreq_index, &tdma->tx_requests_reserved)) {
247 dev_err(tdma->dev, "DMA request reserved\n");
248 return -EINVAL;
249 }
250 break;
251
252 case DMA_DEV_TO_MEM:
253 if (sreq_index > ADMA_CH_CTRL_RX_REQ_MAX) {
254 dev_err(tdma->dev, "invalid DMA request\n");
255 return -EINVAL;
256 }
257
258 if (test_and_set_bit(sreq_index, &tdma->rx_requests_reserved)) {
259 dev_err(tdma->dev, "DMA request reserved\n");
260 return -EINVAL;
261 }
262 break;
263
264 default:
265 dev_WARN(tdma->dev, "channel %s has invalid transfer type\n",
266 dma_chan_name(&tdc->vc.chan));
267 return -EINVAL;
268 }
269
270 tdc->sreq_dir = direction;
271 tdc->sreq_reserved = true;
272
273 return 0;
274}
275
276static void tegra_adma_request_free(struct tegra_adma_chan *tdc)
277{
278 struct tegra_adma *tdma = tdc->tdma;
279
280 if (!tdc->sreq_reserved)
281 return;
282
283 switch (tdc->sreq_dir) {
284 case DMA_MEM_TO_DEV:
285 clear_bit(tdc->sreq_index, &tdma->tx_requests_reserved);
286 break;
287
288 case DMA_DEV_TO_MEM:
289 clear_bit(tdc->sreq_index, &tdma->rx_requests_reserved);
290 break;
291
292 default:
293 dev_WARN(tdma->dev, "channel %s has invalid transfer type\n",
294 dma_chan_name(&tdc->vc.chan));
295 return;
296 }
297
298 tdc->sreq_reserved = false;
299}
300
301static u32 tegra_adma_irq_status(struct tegra_adma_chan *tdc)
302{
303 u32 status = tdma_ch_read(tdc, ADMA_CH_INT_STATUS);
304
305 return status & ADMA_CH_INT_STATUS_XFER_DONE;
306}
307
308static u32 tegra_adma_irq_clear(struct tegra_adma_chan *tdc)
309{
310 u32 status = tegra_adma_irq_status(tdc);
311
312 if (status)
313 tdma_ch_write(tdc, ADMA_CH_INT_CLEAR, status);
314
315 return status;
316}
317
318static void tegra_adma_stop(struct tegra_adma_chan *tdc)
319{
320 unsigned int status;
321
322 /* Disable ADMA */
323 tdma_ch_write(tdc, ADMA_CH_CMD, 0);
324
325 /* Clear interrupt status */
326 tegra_adma_irq_clear(tdc);
327
328 if (readx_poll_timeout_atomic(readl, tdc->chan_addr + ADMA_CH_STATUS,
329 status, !(status & ADMA_CH_STATUS_XFER_EN),
330 20, 10000)) {
331 dev_err(tdc2dev(tdc), "unable to stop DMA channel\n");
332 return;
333 }
334
335 kfree(tdc->desc);
336 tdc->desc = NULL;
337}
338
339static void tegra_adma_start(struct tegra_adma_chan *tdc)
340{
341 struct virt_dma_desc *vd = vchan_next_desc(&tdc->vc);
342 struct tegra_adma_chan_regs *ch_regs;
343 struct tegra_adma_desc *desc;
344
345 if (!vd)
346 return;
347
348 list_del(&vd->node);
349
350 desc = to_tegra_adma_desc(&vd->tx);
351
352 if (!desc) {
353 dev_warn(tdc2dev(tdc), "unable to start DMA, no descriptor\n");
354 return;
355 }
356
357 ch_regs = &desc->ch_regs;
358
359 tdc->tx_buf_pos = 0;
360 tdc->tx_buf_count = 0;
361 tdma_ch_write(tdc, ADMA_CH_TC, ch_regs->tc);
362 tdma_ch_write(tdc, ADMA_CH_CTRL, ch_regs->ctrl);
363 tdma_ch_write(tdc, ADMA_CH_LOWER_SRC_ADDR, ch_regs->src_addr);
364 tdma_ch_write(tdc, ADMA_CH_LOWER_TRG_ADDR, ch_regs->trg_addr);
365 tdma_ch_write(tdc, ADMA_CH_FIFO_CTRL, ch_regs->fifo_ctrl);
366 tdma_ch_write(tdc, ADMA_CH_CONFIG, ch_regs->config);
367
368 /* Start ADMA */
369 tdma_ch_write(tdc, ADMA_CH_CMD, 1);
370
371 tdc->desc = desc;
372}
373
374static unsigned int tegra_adma_get_residue(struct tegra_adma_chan *tdc)
375{
376 struct tegra_adma_desc *desc = tdc->desc;
377 unsigned int max = ADMA_CH_XFER_STATUS_COUNT_MASK + 1;
378 unsigned int pos = tdma_ch_read(tdc, ADMA_CH_XFER_STATUS);
379 unsigned int periods_remaining;
380
381 /*
382 * Handle wrap around of buffer count register
383 */
384 if (pos < tdc->tx_buf_pos)
385 tdc->tx_buf_count += pos + (max - tdc->tx_buf_pos);
386 else
387 tdc->tx_buf_count += pos - tdc->tx_buf_pos;
388
389 periods_remaining = tdc->tx_buf_count % desc->num_periods;
390 tdc->tx_buf_pos = pos;
391
392 return desc->buf_len - (periods_remaining * desc->period_len);
393}
394
395static irqreturn_t tegra_adma_isr(int irq, void *dev_id)
396{
397 struct tegra_adma_chan *tdc = dev_id;
398 unsigned long status;
399 unsigned long flags;
400
401 spin_lock_irqsave(&tdc->vc.lock, flags);
402
403 status = tegra_adma_irq_clear(tdc);
404 if (status == 0 || !tdc->desc) {
405 spin_unlock_irqrestore(&tdc->vc.lock, flags);
406 return IRQ_NONE;
407 }
408
409 vchan_cyclic_callback(&tdc->desc->vd);
410
411 spin_unlock_irqrestore(&tdc->vc.lock, flags);
412
413 return IRQ_HANDLED;
414}
415
416static void tegra_adma_issue_pending(struct dma_chan *dc)
417{
418 struct tegra_adma_chan *tdc = to_tegra_adma_chan(dc);
419 unsigned long flags;
420
421 spin_lock_irqsave(&tdc->vc.lock, flags);
422
423 if (vchan_issue_pending(&tdc->vc)) {
424 if (!tdc->desc)
425 tegra_adma_start(tdc);
426 }
427
428 spin_unlock_irqrestore(&tdc->vc.lock, flags);
429}
430
431static int tegra_adma_terminate_all(struct dma_chan *dc)
432{
433 struct tegra_adma_chan *tdc = to_tegra_adma_chan(dc);
434 unsigned long flags;
435 LIST_HEAD(head);
436
437 spin_lock_irqsave(&tdc->vc.lock, flags);
438
439 if (tdc->desc)
440 tegra_adma_stop(tdc);
441
442 tegra_adma_request_free(tdc);
443 vchan_get_all_descriptors(&tdc->vc, &head);
444 spin_unlock_irqrestore(&tdc->vc.lock, flags);
445 vchan_dma_desc_free_list(&tdc->vc, &head);
446
447 return 0;
448}
449
450static enum dma_status tegra_adma_tx_status(struct dma_chan *dc,
451 dma_cookie_t cookie,
452 struct dma_tx_state *txstate)
453{
454 struct tegra_adma_chan *tdc = to_tegra_adma_chan(dc);
455 struct tegra_adma_desc *desc;
456 struct virt_dma_desc *vd;
457 enum dma_status ret;
458 unsigned long flags;
459 unsigned int residual;
460
461 ret = dma_cookie_status(dc, cookie, txstate);
462 if (ret == DMA_COMPLETE || !txstate)
463 return ret;
464
465 spin_lock_irqsave(&tdc->vc.lock, flags);
466
467 vd = vchan_find_desc(&tdc->vc, cookie);
468 if (vd) {
469 desc = to_tegra_adma_desc(&vd->tx);
470 residual = desc->ch_regs.tc;
471 } else if (tdc->desc && tdc->desc->vd.tx.cookie == cookie) {
472 residual = tegra_adma_get_residue(tdc);
473 } else {
474 residual = 0;
475 }
476
477 spin_unlock_irqrestore(&tdc->vc.lock, flags);
478
479 dma_set_residue(txstate, residual);
480
481 return ret;
482}
483
484static int tegra_adma_set_xfer_params(struct tegra_adma_chan *tdc,
485 struct tegra_adma_desc *desc,
486 dma_addr_t buf_addr,
487 enum dma_transfer_direction direction)
488{
489 struct tegra_adma_chan_regs *ch_regs = &desc->ch_regs;
490 unsigned int burst_size, adma_dir;
491
492 if (desc->num_periods > ADMA_CH_CONFIG_MAX_BUFS)
493 return -EINVAL;
494
495 switch (direction) {
496 case DMA_MEM_TO_DEV:
497 adma_dir = ADMA_CH_CTRL_DIR_MEM2AHUB;
498 burst_size = fls(tdc->sconfig.dst_maxburst);
499 ch_regs->config = ADMA_CH_CONFIG_SRC_BUF(desc->num_periods - 1);
500 ch_regs->ctrl = ADMA_CH_CTRL_TX_REQ(tdc->sreq_index);
501 ch_regs->src_addr = buf_addr;
502 break;
503
504 case DMA_DEV_TO_MEM:
505 adma_dir = ADMA_CH_CTRL_DIR_AHUB2MEM;
506 burst_size = fls(tdc->sconfig.src_maxburst);
507 ch_regs->config = ADMA_CH_CONFIG_TRG_BUF(desc->num_periods - 1);
508 ch_regs->ctrl = ADMA_CH_CTRL_RX_REQ(tdc->sreq_index);
509 ch_regs->trg_addr = buf_addr;
510 break;
511
512 default:
513 dev_err(tdc2dev(tdc), "DMA direction is not supported\n");
514 return -EINVAL;
515 }
516
517 if (!burst_size || burst_size > ADMA_CH_CONFIG_BURST_16)
518 burst_size = ADMA_CH_CONFIG_BURST_16;
519
520 ch_regs->ctrl |= ADMA_CH_CTRL_DIR(adma_dir) |
521 ADMA_CH_CTRL_MODE_CONTINUOUS |
522 ADMA_CH_CTRL_FLOWCTRL_EN;
523 ch_regs->config |= ADMA_CH_CONFIG_BURST_SIZE(burst_size);
524 ch_regs->config |= ADMA_CH_CONFIG_WEIGHT_FOR_WRR(1);
525 ch_regs->fifo_ctrl = ADMA_CH_FIFO_CTRL_DEFAULT;
526 ch_regs->tc = desc->period_len & ADMA_CH_TC_COUNT_MASK;
527
528 return tegra_adma_request_alloc(tdc, direction);
529}
530
531static struct dma_async_tx_descriptor *tegra_adma_prep_dma_cyclic(
532 struct dma_chan *dc, dma_addr_t buf_addr, size_t buf_len,
533 size_t period_len, enum dma_transfer_direction direction,
534 unsigned long flags)
535{
536 struct tegra_adma_chan *tdc = to_tegra_adma_chan(dc);
537 struct tegra_adma_desc *desc = NULL;
538
539 if (!buf_len || !period_len || period_len > ADMA_CH_TC_COUNT_MASK) {
540 dev_err(tdc2dev(tdc), "invalid buffer/period len\n");
541 return NULL;
542 }
543
544 if (buf_len % period_len) {
545 dev_err(tdc2dev(tdc), "buf_len not a multiple of period_len\n");
546 return NULL;
547 }
548
549 if (!IS_ALIGNED(buf_addr, 4)) {
550 dev_err(tdc2dev(tdc), "invalid buffer alignment\n");
551 return NULL;
552 }
553
554 desc = kzalloc(sizeof(*desc), GFP_NOWAIT);
555 if (!desc)
556 return NULL;
557
558 desc->buf_len = buf_len;
559 desc->period_len = period_len;
560 desc->num_periods = buf_len / period_len;
561
562 if (tegra_adma_set_xfer_params(tdc, desc, buf_addr, direction)) {
563 kfree(desc);
564 return NULL;
565 }
566
567 return vchan_tx_prep(&tdc->vc, &desc->vd, flags);
568}
569
570static int tegra_adma_alloc_chan_resources(struct dma_chan *dc)
571{
572 struct tegra_adma_chan *tdc = to_tegra_adma_chan(dc);
573 int ret;
574
575 ret = request_irq(tdc->irq, tegra_adma_isr, 0, dma_chan_name(dc), tdc);
576 if (ret) {
577 dev_err(tdc2dev(tdc), "failed to get interrupt for %s\n",
578 dma_chan_name(dc));
579 return ret;
580 }
581
582 ret = pm_runtime_get_sync(tdc2dev(tdc));
583 if (ret < 0) {
584 free_irq(tdc->irq, tdc);
585 return ret;
586 }
587
588 dma_cookie_init(&tdc->vc.chan);
589
590 return 0;
591}
592
593static void tegra_adma_free_chan_resources(struct dma_chan *dc)
594{
595 struct tegra_adma_chan *tdc = to_tegra_adma_chan(dc);
596
597 tegra_adma_terminate_all(dc);
598 vchan_free_chan_resources(&tdc->vc);
599 tasklet_kill(&tdc->vc.task);
600 free_irq(tdc->irq, tdc);
601 pm_runtime_put(tdc2dev(tdc));
602
603 tdc->sreq_index = 0;
604 tdc->sreq_dir = DMA_TRANS_NONE;
605}
606
607static struct dma_chan *tegra_dma_of_xlate(struct of_phandle_args *dma_spec,
608 struct of_dma *ofdma)
609{
610 struct tegra_adma *tdma = ofdma->of_dma_data;
611 struct tegra_adma_chan *tdc;
612 struct dma_chan *chan;
613 unsigned int sreq_index;
614
615 if (dma_spec->args_count != 1)
616 return NULL;
617
618 sreq_index = dma_spec->args[0];
619
620 if (sreq_index == 0) {
621 dev_err(tdma->dev, "DMA request must not be 0\n");
622 return NULL;
623 }
624
625 chan = dma_get_any_slave_channel(&tdma->dma_dev);
626 if (!chan)
627 return NULL;
628
629 tdc = to_tegra_adma_chan(chan);
630 tdc->sreq_index = sreq_index;
631
632 return chan;
633}
634
635static int tegra_adma_runtime_suspend(struct device *dev)
636{
637 struct tegra_adma *tdma = dev_get_drvdata(dev);
638
639 tdma->global_cmd = tdma_read(tdma, ADMA_GLOBAL_CMD);
640
641 return pm_clk_suspend(dev);
642}
643
644static int tegra_adma_runtime_resume(struct device *dev)
645{
646 struct tegra_adma *tdma = dev_get_drvdata(dev);
647 int ret;
648
649 ret = pm_clk_resume(dev);
650 if (ret)
651 return ret;
652
653 tdma_write(tdma, ADMA_GLOBAL_CMD, tdma->global_cmd);
654
655 return 0;
656}
657
658static const struct tegra_adma_chip_data tegra210_chip_data = {
659 .nr_channels = 22,
660};
661
662static const struct of_device_id tegra_adma_of_match[] = {
663 { .compatible = "nvidia,tegra210-adma", .data = &tegra210_chip_data },
664 { },
665};
666MODULE_DEVICE_TABLE(of, tegra_adma_of_match);
667
668static int tegra_adma_probe(struct platform_device *pdev)
669{
670 const struct tegra_adma_chip_data *cdata;
671 struct tegra_adma *tdma;
672 struct resource *res;
673 int ret, i;
674
675 cdata = of_device_get_match_data(&pdev->dev);
676 if (!cdata) {
677 dev_err(&pdev->dev, "device match data not found\n");
678 return -ENODEV;
679 }
680
681 tdma = devm_kzalloc(&pdev->dev, sizeof(*tdma) + cdata->nr_channels *
682 sizeof(struct tegra_adma_chan), GFP_KERNEL);
683 if (!tdma)
684 return -ENOMEM;
685
686 tdma->dev = &pdev->dev;
687 tdma->nr_channels = cdata->nr_channels;
688 platform_set_drvdata(pdev, tdma);
689
690 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
691 tdma->base_addr = devm_ioremap_resource(&pdev->dev, res);
692 if (IS_ERR(tdma->base_addr))
693 return PTR_ERR(tdma->base_addr);
694
695 ret = pm_clk_create(&pdev->dev);
696 if (ret)
697 return ret;
698
699 ret = of_pm_clk_add_clk(&pdev->dev, "d_audio");
700 if (ret)
701 goto clk_destroy;
702
703 pm_runtime_enable(&pdev->dev);
704
705 ret = pm_runtime_get_sync(&pdev->dev);
706 if (ret < 0)
707 goto rpm_disable;
708
709 ret = tegra_adma_init(tdma);
710 if (ret)
711 goto rpm_put;
712
713 INIT_LIST_HEAD(&tdma->dma_dev.channels);
714 for (i = 0; i < tdma->nr_channels; i++) {
715 struct tegra_adma_chan *tdc = &tdma->channels[i];
716
717 tdc->chan_addr = tdma->base_addr + ADMA_CH_REG_OFFSET(i);
718
719 tdc->irq = of_irq_get(pdev->dev.of_node, i);
720 if (tdc->irq < 0) {
721 ret = tdc->irq;
722 goto irq_dispose;
723 }
724
725 vchan_init(&tdc->vc, &tdma->dma_dev);
726 tdc->vc.desc_free = tegra_adma_desc_free;
727 tdc->tdma = tdma;
728 }
729
730 dma_cap_set(DMA_SLAVE, tdma->dma_dev.cap_mask);
731 dma_cap_set(DMA_PRIVATE, tdma->dma_dev.cap_mask);
732 dma_cap_set(DMA_CYCLIC, tdma->dma_dev.cap_mask);
733
734 tdma->dma_dev.dev = &pdev->dev;
735 tdma->dma_dev.device_alloc_chan_resources =
736 tegra_adma_alloc_chan_resources;
737 tdma->dma_dev.device_free_chan_resources =
738 tegra_adma_free_chan_resources;
739 tdma->dma_dev.device_issue_pending = tegra_adma_issue_pending;
740 tdma->dma_dev.device_prep_dma_cyclic = tegra_adma_prep_dma_cyclic;
741 tdma->dma_dev.device_config = tegra_adma_slave_config;
742 tdma->dma_dev.device_tx_status = tegra_adma_tx_status;
743 tdma->dma_dev.device_terminate_all = tegra_adma_terminate_all;
744 tdma->dma_dev.src_addr_widths = BIT(DMA_SLAVE_BUSWIDTH_4_BYTES);
745 tdma->dma_dev.dst_addr_widths = BIT(DMA_SLAVE_BUSWIDTH_4_BYTES);
746 tdma->dma_dev.directions = BIT(DMA_DEV_TO_MEM) | BIT(DMA_MEM_TO_DEV);
747 tdma->dma_dev.residue_granularity = DMA_RESIDUE_GRANULARITY_SEGMENT;
748
749 ret = dma_async_device_register(&tdma->dma_dev);
750 if (ret < 0) {
751 dev_err(&pdev->dev, "ADMA registration failed: %d\n", ret);
752 goto irq_dispose;
753 }
754
755 ret = of_dma_controller_register(pdev->dev.of_node,
756 tegra_dma_of_xlate, tdma);
757 if (ret < 0) {
758 dev_err(&pdev->dev, "ADMA OF registration failed %d\n", ret);
759 goto dma_remove;
760 }
761
762 pm_runtime_put(&pdev->dev);
763
764 dev_info(&pdev->dev, "Tegra210 ADMA driver registered %d channels\n",
765 tdma->nr_channels);
766
767 return 0;
768
769dma_remove:
770 dma_async_device_unregister(&tdma->dma_dev);
771irq_dispose:
772 while (--i >= 0)
773 irq_dispose_mapping(tdma->channels[i].irq);
774rpm_put:
775 pm_runtime_put_sync(&pdev->dev);
776rpm_disable:
777 pm_runtime_disable(&pdev->dev);
778clk_destroy:
779 pm_clk_destroy(&pdev->dev);
780
781 return ret;
782}
783
784static int tegra_adma_remove(struct platform_device *pdev)
785{
786 struct tegra_adma *tdma = platform_get_drvdata(pdev);
787 int i;
788
789 dma_async_device_unregister(&tdma->dma_dev);
790
791 for (i = 0; i < tdma->nr_channels; ++i)
792 irq_dispose_mapping(tdma->channels[i].irq);
793
794 pm_runtime_put_sync(&pdev->dev);
795 pm_runtime_disable(&pdev->dev);
796 pm_clk_destroy(&pdev->dev);
797
798 return 0;
799}
800
801#ifdef CONFIG_PM_SLEEP
802static int tegra_adma_pm_suspend(struct device *dev)
803{
804 return pm_runtime_suspended(dev) == false;
805}
806#endif
807
808static const struct dev_pm_ops tegra_adma_dev_pm_ops = {
809 SET_RUNTIME_PM_OPS(tegra_adma_runtime_suspend,
810 tegra_adma_runtime_resume, NULL)
811 SET_SYSTEM_SLEEP_PM_OPS(tegra_adma_pm_suspend, NULL)
812};
813
814static struct platform_driver tegra_admac_driver = {
815 .driver = {
816 .name = "tegra-adma",
817 .pm = &tegra_adma_dev_pm_ops,
818 .of_match_table = tegra_adma_of_match,
819 },
820 .probe = tegra_adma_probe,
821 .remove = tegra_adma_remove,
822};
823
824module_platform_driver(tegra_admac_driver);
825
826MODULE_ALIAS("platform:tegra210-adma");
827MODULE_DESCRIPTION("NVIDIA Tegra ADMA driver");
828MODULE_AUTHOR("Dara Ramesh <dramesh@nvidia.com>");
829MODULE_AUTHOR("Jon Hunter <jonathanh@nvidia.com>");
830MODULE_LICENSE("GPL v2");