Linux Audio

Check our new training course

Linux debugging, profiling, tracing and performance analysis training

Mar 24-27, 2025, special US time zones
Register
Loading...
v5.4
  1// SPDX-License-Identifier: GPL-2.0
  2/*
 
 
  3 * Keystone 2 Kepler/Hawking EVM device tree
  4 *
  5 * Copyright (C) 2013-2017 Texas Instruments Incorporated - http://www.ti.com/
 
 
  6 */
  7/dts-v1/;
  8
  9#include "keystone.dtsi"
 10#include "keystone-k2hk.dtsi"
 11
 12/ {
 13	compatible =  "ti,k2hk-evm", "ti,k2hk", "ti,keystone";
 14	model = "Texas Instruments Keystone 2 Kepler/Hawking EVM";
 15
 16	reserved-memory {
 17		#address-cells = <2>;
 18		#size-cells = <2>;
 19		ranges;
 20
 21		dsp_common_memory: dsp-common-memory@81f800000 {
 22			compatible = "shared-dma-pool";
 23			reg = <0x00000008 0x1f800000 0x00000000 0x800000>;
 24			reusable;
 25			status = "okay";
 26		};
 27	};
 28
 29	leds {
 30		compatible = "gpio-leds";
 31		debug1_1 {
 32			label = "keystone:green:debug1";
 33			gpios = <&gpio0 12 GPIO_ACTIVE_HIGH>; /* 12 */
 34		};
 35
 36		debug1_2 {
 37			label = "keystone:red:debug1";
 38			gpios = <&gpio0 13 GPIO_ACTIVE_HIGH>; /* 13 */
 39		};
 40
 41		debug2 {
 42			label = "keystone:blue:debug2";
 43			gpios = <&gpio0 14 GPIO_ACTIVE_HIGH>; /* 14 */
 44		};
 45
 46		debug3 {
 47			label = "keystone:blue:debug3";
 48			gpios = <&gpio0 15 GPIO_ACTIVE_HIGH>; /* 15 */
 49		};
 50	};
 51};
 52
 53&soc0 {
 54		clocks {
 55			refclksys: refclksys {
 56				#clock-cells = <0>;
 57				compatible = "fixed-clock";
 58				clock-frequency = <122880000>;
 59				clock-output-names = "refclk-sys";
 60			};
 61
 62			refclkpass: refclkpass {
 63				#clock-cells = <0>;
 64				compatible = "fixed-clock";
 65				clock-frequency = <122880000>;
 66				clock-output-names = "refclk-pass";
 67			};
 68
 69			refclkarm: refclkarm {
 70				#clock-cells = <0>;
 71				compatible = "fixed-clock";
 72				clock-frequency = <125000000>;
 73				clock-output-names = "refclk-arm";
 74			};
 75
 76			refclkddr3a: refclkddr3a {
 77				#clock-cells = <0>;
 78				compatible = "fixed-clock";
 79				clock-frequency = <100000000>;
 80				clock-output-names = "refclk-ddr3a";
 81			};
 82
 83			refclkddr3b: refclkddr3b {
 84				#clock-cells = <0>;
 85				compatible = "fixed-clock";
 86				clock-frequency = <100000000>;
 87				clock-output-names = "refclk-ddr3b";
 88			};
 89		};
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 90};
 91
 92&usb_phy {
 93	status = "okay";
 94};
 95
 96&keystone_usb0 {
 97	status = "okay";
 98};
 99
100&usb0 {
101	dr_mode = "host";
102};
103
104&aemif {
105	cs0 {
106		#address-cells = <2>;
107		#size-cells = <1>;
108		clock-ranges;
109		ranges;
110
111		ti,cs-chipselect = <0>;
112		/* all timings in nanoseconds */
113		ti,cs-min-turnaround-ns = <12>;
114		ti,cs-read-hold-ns = <6>;
115		ti,cs-read-strobe-ns = <23>;
116		ti,cs-read-setup-ns = <9>;
117		ti,cs-write-hold-ns = <8>;
118		ti,cs-write-strobe-ns = <23>;
119		ti,cs-write-setup-ns = <8>;
120
121		nand@0,0 {
122			compatible = "ti,keystone-nand","ti,davinci-nand";
123			#address-cells = <1>;
124			#size-cells = <1>;
125			reg = <0 0 0x4000000
126			       1 0 0x0000100>;
127
128			ti,davinci-chipselect = <0>;
129			ti,davinci-mask-ale = <0x2000>;
130			ti,davinci-mask-cle = <0x4000>;
131			ti,davinci-mask-chipsel = <0>;
132			nand-ecc-mode = "hw";
133			ti,davinci-ecc-bits = <4>;
134			nand-on-flash-bbt;
135
136			partition@0 {
137				label = "u-boot";
138				reg = <0x0 0x100000>;
139				read-only;
140			};
141
142			partition@100000 {
143				label = "params";
144				reg = <0x100000 0x80000>;
145				read-only;
146			};
147
148			partition@180000 {
149				label = "ubifs";
150				reg = <0x180000 0x1fe80000>;
151			};
152		};
153	};
154};
155
156&i2c0 {
157	dtt@50 {
158		compatible = "atmel,24c1024";
159		reg = <0x50>;
160	};
161};
162
163&spi0 {
164	nor_flash: n25q128a11@0 {
165		#address-cells = <1>;
166		#size-cells = <1>;
167		compatible = "Micron,n25q128a11";
168		spi-max-frequency = <54000000>;
169		m25p,fast-read;
170		reg = <0>;
171
172		partition@0 {
173			label = "u-boot-spl";
174			reg = <0x0 0x80000>;
175			read-only;
176		};
177
178		partition@1 {
179			label = "misc";
180			reg = <0x80000 0xf80000>;
181		};
182	};
183};
184
185&mdio {
186	status = "ok";
187	ethphy0: ethernet-phy@0 {
188		compatible = "marvell,88E1111", "ethernet-phy-ieee802.3-c22";
189		reg = <0>;
190	};
191
192	ethphy1: ethernet-phy@1 {
193		compatible = "marvell,88E1111", "ethernet-phy-ieee802.3-c22";
194		reg = <1>;
195	};
196};
197
198&dsp0 {
199	memory-region = <&dsp_common_memory>;
200	status = "okay";
201};
202
203&dsp1 {
204	memory-region = <&dsp_common_memory>;
205	status = "okay";
206};
207
208&dsp2 {
209	memory-region = <&dsp_common_memory>;
210	status = "okay";
211};
212
213&dsp3 {
214	memory-region = <&dsp_common_memory>;
215	status = "okay";
216};
217
218&dsp4 {
219	memory-region = <&dsp_common_memory>;
220	status = "okay";
221};
222
223&dsp5 {
224	memory-region = <&dsp_common_memory>;
225	status = "okay";
226};
227
228&dsp6 {
229	memory-region = <&dsp_common_memory>;
230	status = "okay";
231};
232
233&dsp7 {
234	memory-region = <&dsp_common_memory>;
235	status = "okay";
236};
v4.10.11
 
  1/*
  2 * Copyright 2013-2014 Texas Instruments, Inc.
  3 *
  4 * Keystone 2 Kepler/Hawking EVM device tree
  5 *
  6 * This program is free software; you can redistribute it and/or modify
  7 * it under the terms of the GNU General Public License version 2 as
  8 * published by the Free Software Foundation.
  9 */
 10/dts-v1/;
 11
 12#include "keystone.dtsi"
 13#include "keystone-k2hk.dtsi"
 14
 15/ {
 16	compatible =  "ti,k2hk-evm", "ti,k2hk", "ti,keystone";
 17	model = "Texas Instruments Keystone 2 Kepler/Hawking EVM";
 18
 19	soc {
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 20		clocks {
 21			refclksys: refclksys {
 22				#clock-cells = <0>;
 23				compatible = "fixed-clock";
 24				clock-frequency = <122880000>;
 25				clock-output-names = "refclk-sys";
 26			};
 27
 28			refclkpass: refclkpass {
 29				#clock-cells = <0>;
 30				compatible = "fixed-clock";
 31				clock-frequency = <122880000>;
 32				clock-output-names = "refclk-pass";
 33			};
 34
 35			refclkarm: refclkarm {
 36				#clock-cells = <0>;
 37				compatible = "fixed-clock";
 38				clock-frequency = <125000000>;
 39				clock-output-names = "refclk-arm";
 40			};
 41
 42			refclkddr3a: refclkddr3a {
 43				#clock-cells = <0>;
 44				compatible = "fixed-clock";
 45				clock-frequency = <100000000>;
 46				clock-output-names = "refclk-ddr3a";
 47			};
 48
 49			refclkddr3b: refclkddr3b {
 50				#clock-cells = <0>;
 51				compatible = "fixed-clock";
 52				clock-frequency = <100000000>;
 53				clock-output-names = "refclk-ddr3b";
 54			};
 55		};
 56	};
 57
 58	leds {
 59		compatible = "gpio-leds";
 60		debug1_1 {
 61			label = "keystone:green:debug1";
 62			gpios = <&gpio0 12 GPIO_ACTIVE_HIGH>; /* 12 */
 63		};
 64
 65		debug1_2 {
 66			label = "keystone:red:debug1";
 67			gpios = <&gpio0 13 GPIO_ACTIVE_HIGH>; /* 13 */
 68		};
 69
 70		debug2 {
 71			label = "keystone:blue:debug2";
 72			gpios = <&gpio0 14 GPIO_ACTIVE_HIGH>; /* 14 */
 73		};
 74
 75		debug3 {
 76			label = "keystone:blue:debug3";
 77			gpios = <&gpio0 15 GPIO_ACTIVE_HIGH>; /* 15 */
 78		};
 79	};
 80};
 81
 82&usb_phy {
 83	status = "okay";
 84};
 85
 86&keystone_usb0 {
 87	status = "okay";
 88};
 89
 90&usb0 {
 91	dr_mode = "host";
 92};
 93
 94&aemif {
 95	cs0 {
 96		#address-cells = <2>;
 97		#size-cells = <1>;
 98		clock-ranges;
 99		ranges;
100
101		ti,cs-chipselect = <0>;
102		/* all timings in nanoseconds */
103		ti,cs-min-turnaround-ns = <12>;
104		ti,cs-read-hold-ns = <6>;
105		ti,cs-read-strobe-ns = <23>;
106		ti,cs-read-setup-ns = <9>;
107		ti,cs-write-hold-ns = <8>;
108		ti,cs-write-strobe-ns = <23>;
109		ti,cs-write-setup-ns = <8>;
110
111		nand@0,0 {
112			compatible = "ti,keystone-nand","ti,davinci-nand";
113			#address-cells = <1>;
114			#size-cells = <1>;
115			reg = <0 0 0x4000000
116			       1 0 0x0000100>;
117
118			ti,davinci-chipselect = <0>;
119			ti,davinci-mask-ale = <0x2000>;
120			ti,davinci-mask-cle = <0x4000>;
121			ti,davinci-mask-chipsel = <0>;
122			nand-ecc-mode = "hw";
123			ti,davinci-ecc-bits = <4>;
124			nand-on-flash-bbt;
125
126			partition@0 {
127				label = "u-boot";
128				reg = <0x0 0x100000>;
129				read-only;
130			};
131
132			partition@100000 {
133				label = "params";
134				reg = <0x100000 0x80000>;
135				read-only;
136			};
137
138			partition@180000 {
139				label = "ubifs";
140				reg = <0x180000 0x1fe80000>;
141			};
142		};
143	};
144};
145
146&i2c0 {
147	dtt@50 {
148		compatible = "at,24c1024";
149		reg = <0x50>;
150	};
151};
152
153&spi0 {
154	nor_flash: n25q128a11@0 {
155		#address-cells = <1>;
156		#size-cells = <1>;
157		compatible = "Micron,n25q128a11";
158		spi-max-frequency = <54000000>;
159		m25p,fast-read;
160		reg = <0>;
161
162		partition@0 {
163			label = "u-boot-spl";
164			reg = <0x0 0x80000>;
165			read-only;
166		};
167
168		partition@1 {
169			label = "misc";
170			reg = <0x80000 0xf80000>;
171		};
172	};
173};
174
175&mdio {
176	status = "ok";
177	ethphy0: ethernet-phy@0 {
178		compatible = "marvell,88E1111", "ethernet-phy-ieee802.3-c22";
179		reg = <0>;
180	};
181
182	ethphy1: ethernet-phy@1 {
183		compatible = "marvell,88E1111", "ethernet-phy-ieee802.3-c22";
184		reg = <1>;
185	};
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
186};