Loading...
1// SPDX-License-Identifier: GPL-2.0+
2/*
3 * Copyright (C) 2013 Altera Corporation <www.altera.com>
4 */
5
6#include "socfpga_arria5.dtsi"
7
8/ {
9 model = "Altera SOCFPGA Arria V SoC Development Kit";
10 compatible = "altr,socfpga-arria5", "altr,socfpga";
11
12 chosen {
13 bootargs = "earlyprintk";
14 stdout-path = "serial0:115200n8";
15 };
16
17 memory@0 {
18 name = "memory";
19 device_type = "memory";
20 reg = <0x0 0x40000000>; /* 1GB */
21 };
22
23 aliases {
24 /* this allow the ethaddr uboot environmnet variable contents
25 * to be added to the gmac1 device tree blob.
26 */
27 ethernet0 = &gmac1;
28 };
29
30 leds {
31 compatible = "gpio-leds";
32 hps0 {
33 label = "hps_led0";
34 gpios = <&porta 0 1>;
35 };
36
37 hps1 {
38 label = "hps_led1";
39 gpios = <&portb 11 1>;
40 };
41
42 hps2 {
43 label = "hps_led2";
44 gpios = <&porta 17 1>;
45 };
46
47 hps3 {
48 label = "hps_led3";
49 gpios = <&porta 18 1>;
50 };
51 };
52
53 regulator_3_3v: 3-3-v-regulator {
54 compatible = "regulator-fixed";
55 regulator-name = "3.3V";
56 regulator-min-microvolt = <3300000>;
57 regulator-max-microvolt = <3300000>;
58 };
59};
60
61&gmac1 {
62 status = "okay";
63 phy-mode = "rgmii";
64
65 rxd0-skew-ps = <0>;
66 rxd1-skew-ps = <0>;
67 rxd2-skew-ps = <0>;
68 rxd3-skew-ps = <0>;
69 txen-skew-ps = <0>;
70 txc-skew-ps = <2600>;
71 rxdv-skew-ps = <0>;
72 rxc-skew-ps = <2000>;
73};
74
75&gpio0 {
76 status = "okay";
77};
78
79&gpio1 {
80 status = "okay";
81};
82
83&gpio2 {
84 status = "okay";
85};
86
87&i2c0 {
88 status = "okay";
89 clock-frequency = <100000>;
90
91 /*
92 * adjust the falling times to decrease the i2c frequency to 50Khz
93 * because the LCD module does not work at the standard 100Khz
94 */
95 i2c-sda-falling-time-ns = <5000>;
96 i2c-scl-falling-time-ns = <5000>;
97
98 eeprom@51 {
99 compatible = "atmel,24c32";
100 reg = <0x51>;
101 pagesize = <32>;
102 };
103
104 rtc@68 {
105 compatible = "dallas,ds1339";
106 reg = <0x68>;
107 };
108};
109
110&mmc0 {
111 vmmc-supply = <®ulator_3_3v>;
112 vqmmc-supply = <®ulator_3_3v>;
113 status = "okay";
114};
115
116&qspi {
117 status = "okay";
118
119 flash: flash@0 {
120 #address-cells = <1>;
121 #size-cells = <1>;
122 compatible = "n25q256a";
123 reg = <0>;
124 spi-max-frequency = <100000000>;
125
126 m25p,fast-read;
127 cdns,page-size = <256>;
128 cdns,block-size = <16>;
129 cdns,read-delay = <4>;
130 cdns,tshsl-ns = <50>;
131 cdns,tsd2d-ns = <50>;
132 cdns,tchsh-ns = <4>;
133 cdns,tslch-ns = <4>;
134
135 partition@qspi-boot {
136 /* 8MB for raw data. */
137 label = "Flash 0 Raw Data";
138 reg = <0x0 0x800000>;
139 };
140
141 partition@qspi-rootfs {
142 /* 120MB for jffs2 data. */
143 label = "Flash 0 jffs2 Filesystem";
144 reg = <0x800000 0x7800000>;
145 };
146 };
147};
148
149&usb1 {
150 status = "okay";
151};
1/*
2 * Copyright (C) 2013 Altera Corporation <www.altera.com>
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program. If not, see <http://www.gnu.org/licenses/>.
16 */
17
18/include/ "socfpga_arria5.dtsi"
19
20/ {
21 model = "Altera SOCFPGA Arria V SoC Development Kit";
22 compatible = "altr,socfpga-arria5", "altr,socfpga";
23
24 chosen {
25 bootargs = "console=ttyS0,115200";
26 };
27
28 memory {
29 name = "memory";
30 device_type = "memory";
31 reg = <0x0 0x40000000>; /* 1GB */
32 };
33
34 aliases {
35 /* this allow the ethaddr uboot environmnet variable contents
36 * to be added to the gmac1 device tree blob.
37 */
38 ethernet0 = &gmac1;
39 };
40
41 aliases {
42 /* this allow the ethaddr uboot environmnet variable contents
43 * to be added to the gmac1 device tree blob.
44 */
45 ethernet0 = &gmac1;
46 };
47};
48
49&gmac1 {
50 status = "okay";
51 phy-mode = "rgmii";
52
53 rxd0-skew-ps = <0>;
54 rxd1-skew-ps = <0>;
55 rxd2-skew-ps = <0>;
56 rxd3-skew-ps = <0>;
57 txen-skew-ps = <0>;
58 txc-skew-ps = <2600>;
59 rxdv-skew-ps = <0>;
60 rxc-skew-ps = <2000>;
61};