Loading...
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * Copyright (C) 2017 NVIDIA CORPORATION. All rights reserved.
4 */
5
6#ifndef TEGRA_PLANE_H
7#define TEGRA_PLANE_H 1
8
9#include <drm/drm_plane.h>
10
11struct tegra_bo;
12struct tegra_dc;
13
14struct tegra_plane {
15 struct drm_plane base;
16 struct tegra_dc *dc;
17 unsigned int offset;
18 unsigned int index;
19};
20
21struct tegra_cursor {
22 struct tegra_plane base;
23
24 struct tegra_bo *bo;
25 unsigned int width;
26 unsigned int height;
27};
28
29static inline struct tegra_plane *to_tegra_plane(struct drm_plane *plane)
30{
31 return container_of(plane, struct tegra_plane, base);
32}
33
34struct tegra_plane_legacy_blending_state {
35 bool alpha;
36 bool top;
37};
38
39struct tegra_plane_state {
40 struct drm_plane_state base;
41
42 struct sg_table *sgt[3];
43 dma_addr_t iova[3];
44
45 struct tegra_bo_tiling tiling;
46 u32 format;
47 u32 swap;
48
49 bool reflect_x;
50 bool reflect_y;
51
52 /* used for legacy blending support only */
53 struct tegra_plane_legacy_blending_state blending[2];
54 bool opaque;
55};
56
57static inline struct tegra_plane_state *
58to_tegra_plane_state(struct drm_plane_state *state)
59{
60 if (state)
61 return container_of(state, struct tegra_plane_state, base);
62
63 return NULL;
64}
65
66extern const struct drm_plane_funcs tegra_plane_funcs;
67
68int tegra_plane_prepare_fb(struct drm_plane *plane,
69 struct drm_plane_state *state);
70void tegra_plane_cleanup_fb(struct drm_plane *plane,
71 struct drm_plane_state *state);
72
73int tegra_plane_state_add(struct tegra_plane *plane,
74 struct drm_plane_state *state);
75
76int tegra_plane_format(u32 fourcc, u32 *format, u32 *swap);
77bool tegra_plane_format_is_indexed(unsigned int format);
78bool tegra_plane_format_is_yuv(unsigned int format, bool *planar, unsigned int *bpc);
79int tegra_plane_setup_legacy_state(struct tegra_plane *tegra,
80 struct tegra_plane_state *state);
81
82#endif /* TEGRA_PLANE_H */