Loading...
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Architecture specific OF callbacks.
4 */
5#include <linux/export.h>
6#include <linux/io.h>
7#include <linux/interrupt.h>
8#include <linux/list.h>
9#include <linux/of.h>
10#include <linux/of_fdt.h>
11#include <linux/of_address.h>
12#include <linux/of_platform.h>
13#include <linux/of_irq.h>
14#include <linux/libfdt.h>
15#include <linux/slab.h>
16#include <linux/pci.h>
17#include <linux/of_pci.h>
18#include <linux/initrd.h>
19
20#include <asm/irqdomain.h>
21#include <asm/hpet.h>
22#include <asm/apic.h>
23#include <asm/io_apic.h>
24#include <asm/pci_x86.h>
25#include <asm/setup.h>
26#include <asm/i8259.h>
27#include <asm/prom.h>
28
29__initdata u64 initial_dtb;
30char __initdata cmd_line[COMMAND_LINE_SIZE];
31
32int __initdata of_ioapic;
33
34void __init early_init_dt_scan_chosen_arch(unsigned long node)
35{
36 BUG();
37}
38
39void __init early_init_dt_add_memory_arch(u64 base, u64 size)
40{
41 BUG();
42}
43
44void __init add_dtb(u64 data)
45{
46 initial_dtb = data + offsetof(struct setup_data, data);
47}
48
49/*
50 * CE4100 ids. Will be moved to machine_device_initcall() once we have it.
51 */
52static struct of_device_id __initdata ce4100_ids[] = {
53 { .compatible = "intel,ce4100-cp", },
54 { .compatible = "isa", },
55 { .compatible = "pci", },
56 {},
57};
58
59static int __init add_bus_probe(void)
60{
61 if (!of_have_populated_dt())
62 return 0;
63
64 return of_platform_bus_probe(NULL, ce4100_ids, NULL);
65}
66device_initcall(add_bus_probe);
67
68#ifdef CONFIG_PCI
69struct device_node *pcibios_get_phb_of_node(struct pci_bus *bus)
70{
71 struct device_node *np;
72
73 for_each_node_by_type(np, "pci") {
74 const void *prop;
75 unsigned int bus_min;
76
77 prop = of_get_property(np, "bus-range", NULL);
78 if (!prop)
79 continue;
80 bus_min = be32_to_cpup(prop);
81 if (bus->number == bus_min)
82 return np;
83 }
84 return NULL;
85}
86
87static int x86_of_pci_irq_enable(struct pci_dev *dev)
88{
89 u32 virq;
90 int ret;
91 u8 pin;
92
93 ret = pci_read_config_byte(dev, PCI_INTERRUPT_PIN, &pin);
94 if (ret)
95 return ret;
96 if (!pin)
97 return 0;
98
99 virq = of_irq_parse_and_map_pci(dev, 0, 0);
100 if (virq == 0)
101 return -EINVAL;
102 dev->irq = virq;
103 return 0;
104}
105
106static void x86_of_pci_irq_disable(struct pci_dev *dev)
107{
108}
109
110void x86_of_pci_init(void)
111{
112 pcibios_enable_irq = x86_of_pci_irq_enable;
113 pcibios_disable_irq = x86_of_pci_irq_disable;
114}
115#endif
116
117static void __init dtb_setup_hpet(void)
118{
119#ifdef CONFIG_HPET_TIMER
120 struct device_node *dn;
121 struct resource r;
122 int ret;
123
124 dn = of_find_compatible_node(NULL, NULL, "intel,ce4100-hpet");
125 if (!dn)
126 return;
127 ret = of_address_to_resource(dn, 0, &r);
128 if (ret) {
129 WARN_ON(1);
130 return;
131 }
132 hpet_address = r.start;
133#endif
134}
135
136#ifdef CONFIG_X86_LOCAL_APIC
137
138static void __init dtb_cpu_setup(void)
139{
140 struct device_node *dn;
141 u32 apic_id, version;
142 int ret;
143
144 version = GET_APIC_VERSION(apic_read(APIC_LVR));
145 for_each_of_cpu_node(dn) {
146 ret = of_property_read_u32(dn, "reg", &apic_id);
147 if (ret < 0) {
148 pr_warn("%pOF: missing local APIC ID\n", dn);
149 continue;
150 }
151 generic_processor_info(apic_id, version);
152 }
153}
154
155static void __init dtb_lapic_setup(void)
156{
157 struct device_node *dn;
158 struct resource r;
159 unsigned long lapic_addr = APIC_DEFAULT_PHYS_BASE;
160 int ret;
161
162 dn = of_find_compatible_node(NULL, NULL, "intel,ce4100-lapic");
163 if (dn) {
164 ret = of_address_to_resource(dn, 0, &r);
165 if (WARN_ON(ret))
166 return;
167 lapic_addr = r.start;
168 }
169
170 /* Did the boot loader setup the local APIC ? */
171 if (!boot_cpu_has(X86_FEATURE_APIC)) {
172 if (apic_force_enable(lapic_addr))
173 return;
174 }
175 smp_found_config = 1;
176 pic_mode = 1;
177 register_lapic_address(lapic_addr);
178}
179
180#endif /* CONFIG_X86_LOCAL_APIC */
181
182#ifdef CONFIG_X86_IO_APIC
183static unsigned int ioapic_id;
184
185struct of_ioapic_type {
186 u32 out_type;
187 u32 is_level;
188 u32 active_low;
189};
190
191static struct of_ioapic_type of_ioapic_type[] =
192{
193 {
194 .out_type = IRQ_TYPE_EDGE_FALLING,
195 .is_level = 0,
196 .active_low = 1,
197 },
198 {
199 .out_type = IRQ_TYPE_LEVEL_HIGH,
200 .is_level = 1,
201 .active_low = 0,
202 },
203 {
204 .out_type = IRQ_TYPE_LEVEL_LOW,
205 .is_level = 1,
206 .active_low = 1,
207 },
208 {
209 .out_type = IRQ_TYPE_EDGE_RISING,
210 .is_level = 0,
211 .active_low = 0,
212 },
213};
214
215static int dt_irqdomain_alloc(struct irq_domain *domain, unsigned int virq,
216 unsigned int nr_irqs, void *arg)
217{
218 struct irq_fwspec *fwspec = (struct irq_fwspec *)arg;
219 struct of_ioapic_type *it;
220 struct irq_alloc_info tmp;
221 int type_index;
222
223 if (WARN_ON(fwspec->param_count < 2))
224 return -EINVAL;
225
226 type_index = fwspec->param[1];
227 if (type_index >= ARRAY_SIZE(of_ioapic_type))
228 return -EINVAL;
229
230 it = &of_ioapic_type[type_index];
231 ioapic_set_alloc_attr(&tmp, NUMA_NO_NODE, it->is_level, it->active_low);
232 tmp.devid = mpc_ioapic_id(mp_irqdomain_ioapic_idx(domain));
233 tmp.ioapic.pin = fwspec->param[0];
234
235 return mp_irqdomain_alloc(domain, virq, nr_irqs, &tmp);
236}
237
238static const struct irq_domain_ops ioapic_irq_domain_ops = {
239 .alloc = dt_irqdomain_alloc,
240 .free = mp_irqdomain_free,
241 .activate = mp_irqdomain_activate,
242 .deactivate = mp_irqdomain_deactivate,
243};
244
245static void __init dtb_add_ioapic(struct device_node *dn)
246{
247 struct resource r;
248 int ret;
249 struct ioapic_domain_cfg cfg = {
250 .type = IOAPIC_DOMAIN_DYNAMIC,
251 .ops = &ioapic_irq_domain_ops,
252 .dev = dn,
253 };
254
255 ret = of_address_to_resource(dn, 0, &r);
256 if (ret) {
257 printk(KERN_ERR "Can't obtain address from device node %pOF.\n", dn);
258 return;
259 }
260 mp_register_ioapic(++ioapic_id, r.start, gsi_top, &cfg);
261}
262
263static void __init dtb_ioapic_setup(void)
264{
265 struct device_node *dn;
266
267 for_each_compatible_node(dn, NULL, "intel,ce4100-ioapic")
268 dtb_add_ioapic(dn);
269
270 if (nr_ioapics) {
271 of_ioapic = 1;
272 return;
273 }
274 printk(KERN_ERR "Error: No information about IO-APIC in OF.\n");
275}
276#else
277static void __init dtb_ioapic_setup(void) {}
278#endif
279
280static void __init dtb_apic_setup(void)
281{
282#ifdef CONFIG_X86_LOCAL_APIC
283 dtb_lapic_setup();
284 dtb_cpu_setup();
285#endif
286 dtb_ioapic_setup();
287}
288
289#ifdef CONFIG_OF_EARLY_FLATTREE
290static void __init x86_flattree_get_config(void)
291{
292 u32 size, map_len;
293 void *dt;
294
295 if (!initial_dtb)
296 return;
297
298 map_len = max(PAGE_SIZE - (initial_dtb & ~PAGE_MASK), (u64)128);
299
300 dt = early_memremap(initial_dtb, map_len);
301 size = fdt_totalsize(dt);
302 if (map_len < size) {
303 early_memunmap(dt, map_len);
304 dt = early_memremap(initial_dtb, size);
305 map_len = size;
306 }
307
308 early_init_dt_verify(dt);
309 unflatten_and_copy_device_tree();
310 early_memunmap(dt, map_len);
311}
312#else
313static inline void x86_flattree_get_config(void) { }
314#endif
315
316void __init x86_dtb_init(void)
317{
318 x86_flattree_get_config();
319
320 if (!of_have_populated_dt())
321 return;
322
323 dtb_setup_hpet();
324 dtb_apic_setup();
325}
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Architecture specific OF callbacks.
4 */
5#include <linux/export.h>
6#include <linux/io.h>
7#include <linux/interrupt.h>
8#include <linux/list.h>
9#include <linux/of.h>
10#include <linux/of_fdt.h>
11#include <linux/of_address.h>
12#include <linux/of_platform.h>
13#include <linux/of_irq.h>
14#include <linux/libfdt.h>
15#include <linux/slab.h>
16#include <linux/pci.h>
17#include <linux/of_pci.h>
18#include <linux/initrd.h>
19
20#include <asm/irqdomain.h>
21#include <asm/hpet.h>
22#include <asm/apic.h>
23#include <asm/io_apic.h>
24#include <asm/pci_x86.h>
25#include <asm/setup.h>
26#include <asm/i8259.h>
27#include <asm/prom.h>
28
29__initdata u64 initial_dtb;
30char __initdata cmd_line[COMMAND_LINE_SIZE];
31
32int __initdata of_ioapic;
33
34void __init add_dtb(u64 data)
35{
36 initial_dtb = data + offsetof(struct setup_data, data);
37}
38
39/*
40 * CE4100 ids. Will be moved to machine_device_initcall() once we have it.
41 */
42static struct of_device_id __initdata ce4100_ids[] = {
43 { .compatible = "intel,ce4100-cp", },
44 { .compatible = "isa", },
45 { .compatible = "pci", },
46 {},
47};
48
49static int __init add_bus_probe(void)
50{
51 if (!of_have_populated_dt())
52 return 0;
53
54 return of_platform_bus_probe(NULL, ce4100_ids, NULL);
55}
56device_initcall(add_bus_probe);
57
58#ifdef CONFIG_PCI
59struct device_node *pcibios_get_phb_of_node(struct pci_bus *bus)
60{
61 struct device_node *np;
62
63 for_each_node_by_type(np, "pci") {
64 const void *prop;
65 unsigned int bus_min;
66
67 prop = of_get_property(np, "bus-range", NULL);
68 if (!prop)
69 continue;
70 bus_min = be32_to_cpup(prop);
71 if (bus->number == bus_min)
72 return np;
73 }
74 return NULL;
75}
76
77static int x86_of_pci_irq_enable(struct pci_dev *dev)
78{
79 u32 virq;
80 int ret;
81 u8 pin;
82
83 ret = pci_read_config_byte(dev, PCI_INTERRUPT_PIN, &pin);
84 if (ret)
85 return ret;
86 if (!pin)
87 return 0;
88
89 virq = of_irq_parse_and_map_pci(dev, 0, 0);
90 if (virq == 0)
91 return -EINVAL;
92 dev->irq = virq;
93 return 0;
94}
95
96static void x86_of_pci_irq_disable(struct pci_dev *dev)
97{
98}
99
100void x86_of_pci_init(void)
101{
102 pcibios_enable_irq = x86_of_pci_irq_enable;
103 pcibios_disable_irq = x86_of_pci_irq_disable;
104}
105#endif
106
107static void __init dtb_setup_hpet(void)
108{
109#ifdef CONFIG_HPET_TIMER
110 struct device_node *dn;
111 struct resource r;
112 int ret;
113
114 dn = of_find_compatible_node(NULL, NULL, "intel,ce4100-hpet");
115 if (!dn)
116 return;
117 ret = of_address_to_resource(dn, 0, &r);
118 if (ret) {
119 WARN_ON(1);
120 return;
121 }
122 hpet_address = r.start;
123#endif
124}
125
126#ifdef CONFIG_X86_LOCAL_APIC
127
128static void __init dtb_cpu_setup(void)
129{
130 struct device_node *dn;
131 u32 apic_id;
132
133 for_each_of_cpu_node(dn) {
134 apic_id = of_get_cpu_hwid(dn, 0);
135 if (apic_id == ~0U) {
136 pr_warn("%pOF: missing local APIC ID\n", dn);
137 continue;
138 }
139 generic_processor_info(apic_id);
140 }
141}
142
143static void __init dtb_lapic_setup(void)
144{
145 struct device_node *dn;
146 struct resource r;
147 unsigned long lapic_addr = APIC_DEFAULT_PHYS_BASE;
148 int ret;
149
150 dn = of_find_compatible_node(NULL, NULL, "intel,ce4100-lapic");
151 if (dn) {
152 ret = of_address_to_resource(dn, 0, &r);
153 if (WARN_ON(ret))
154 return;
155 lapic_addr = r.start;
156 }
157
158 /* Did the boot loader setup the local APIC ? */
159 if (!boot_cpu_has(X86_FEATURE_APIC)) {
160 /* Try force enabling, which registers the APIC address */
161 if (!apic_force_enable(lapic_addr))
162 return;
163 } else {
164 register_lapic_address(lapic_addr);
165 }
166 smp_found_config = 1;
167 pic_mode = !of_property_read_bool(dn, "intel,virtual-wire-mode");
168 pr_info("%s compatibility mode.\n", pic_mode ? "IMCR and PIC" : "Virtual Wire");
169}
170
171#endif /* CONFIG_X86_LOCAL_APIC */
172
173#ifdef CONFIG_X86_IO_APIC
174static unsigned int ioapic_id;
175
176struct of_ioapic_type {
177 u32 out_type;
178 u32 is_level;
179 u32 active_low;
180};
181
182static struct of_ioapic_type of_ioapic_type[] =
183{
184 {
185 .out_type = IRQ_TYPE_EDGE_FALLING,
186 .is_level = 0,
187 .active_low = 1,
188 },
189 {
190 .out_type = IRQ_TYPE_LEVEL_HIGH,
191 .is_level = 1,
192 .active_low = 0,
193 },
194 {
195 .out_type = IRQ_TYPE_LEVEL_LOW,
196 .is_level = 1,
197 .active_low = 1,
198 },
199 {
200 .out_type = IRQ_TYPE_EDGE_RISING,
201 .is_level = 0,
202 .active_low = 0,
203 },
204};
205
206static int dt_irqdomain_alloc(struct irq_domain *domain, unsigned int virq,
207 unsigned int nr_irqs, void *arg)
208{
209 struct irq_fwspec *fwspec = (struct irq_fwspec *)arg;
210 struct of_ioapic_type *it;
211 struct irq_alloc_info tmp;
212 int type_index;
213
214 if (WARN_ON(fwspec->param_count < 2))
215 return -EINVAL;
216
217 type_index = fwspec->param[1];
218 if (type_index >= ARRAY_SIZE(of_ioapic_type))
219 return -EINVAL;
220
221 it = &of_ioapic_type[type_index];
222 ioapic_set_alloc_attr(&tmp, NUMA_NO_NODE, it->is_level, it->active_low);
223 tmp.devid = mpc_ioapic_id(mp_irqdomain_ioapic_idx(domain));
224 tmp.ioapic.pin = fwspec->param[0];
225
226 return mp_irqdomain_alloc(domain, virq, nr_irqs, &tmp);
227}
228
229static const struct irq_domain_ops ioapic_irq_domain_ops = {
230 .alloc = dt_irqdomain_alloc,
231 .free = mp_irqdomain_free,
232 .activate = mp_irqdomain_activate,
233 .deactivate = mp_irqdomain_deactivate,
234};
235
236static void __init dtb_add_ioapic(struct device_node *dn)
237{
238 struct resource r;
239 int ret;
240 struct ioapic_domain_cfg cfg = {
241 .type = IOAPIC_DOMAIN_DYNAMIC,
242 .ops = &ioapic_irq_domain_ops,
243 .dev = dn,
244 };
245
246 ret = of_address_to_resource(dn, 0, &r);
247 if (ret) {
248 pr_err("Can't obtain address from device node %pOF.\n", dn);
249 return;
250 }
251 mp_register_ioapic(++ioapic_id, r.start, gsi_top, &cfg);
252}
253
254static void __init dtb_ioapic_setup(void)
255{
256 struct device_node *dn;
257
258 for_each_compatible_node(dn, NULL, "intel,ce4100-ioapic")
259 dtb_add_ioapic(dn);
260
261 if (nr_ioapics) {
262 of_ioapic = 1;
263 return;
264 }
265 pr_err("Error: No information about IO-APIC in OF.\n");
266}
267#else
268static void __init dtb_ioapic_setup(void) {}
269#endif
270
271static void __init dtb_apic_setup(void)
272{
273#ifdef CONFIG_X86_LOCAL_APIC
274 dtb_lapic_setup();
275 dtb_cpu_setup();
276#endif
277 dtb_ioapic_setup();
278}
279
280#ifdef CONFIG_OF_EARLY_FLATTREE
281void __init x86_flattree_get_config(void)
282{
283 u32 size, map_len;
284 void *dt;
285
286 if (!initial_dtb)
287 return;
288
289 map_len = max(PAGE_SIZE - (initial_dtb & ~PAGE_MASK), (u64)128);
290
291 dt = early_memremap(initial_dtb, map_len);
292 size = fdt_totalsize(dt);
293 if (map_len < size) {
294 early_memunmap(dt, map_len);
295 dt = early_memremap(initial_dtb, size);
296 map_len = size;
297 }
298
299 early_init_dt_verify(dt);
300 unflatten_and_copy_device_tree();
301 early_memunmap(dt, map_len);
302}
303#endif
304
305void __init x86_dtb_init(void)
306{
307 if (!of_have_populated_dt())
308 return;
309
310 dtb_setup_hpet();
311 dtb_apic_setup();
312}