Loading...
1// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2/*
3 * Google Veyron Fievel Rev 0+ board device tree source
4 *
5 * Copyright 2016 Google, Inc
6 */
7
8/dts-v1/;
9#include "rk3288-veyron.dtsi"
10#include "rk3288-veyron-analog-audio.dtsi"
11
12/ {
13 model = "Google Fievel";
14 compatible = "google,veyron-fievel-rev8", "google,veyron-fievel-rev7",
15 "google,veyron-fievel-rev6", "google,veyron-fievel-rev5",
16 "google,veyron-fievel-rev4", "google,veyron-fievel-rev3",
17 "google,veyron-fievel-rev2", "google,veyron-fievel-rev1",
18 "google,veyron-fievel-rev0", "google,veyron-fievel",
19 "google,veyron", "rockchip,rk3288";
20
21 vccsys: vccsys {
22 compatible = "regulator-fixed";
23 regulator-name = "vccsys";
24 regulator-boot-on;
25 regulator-always-on;
26 };
27
28 /*
29 * vcc33_pmuio and vcc33_io is sourced directly from vcc33_sys,
30 * enabled by vcc_18
31 */
32 vcc33_io: vcc33-io {
33 compatible = "regulator-fixed";
34 regulator-always-on;
35 regulator-boot-on;
36 regulator-name = "vcc33_io";
37 };
38
39 vcc5_host1: vcc5-host1-regulator {
40 compatible = "regulator-fixed";
41 enable-active-high;
42 gpio = <&gpio5 RK_PC2 GPIO_ACTIVE_HIGH>;
43 pinctrl-names = "default";
44 pinctrl-0 = <&hub_usb1_pwr_en>;
45 regulator-name = "vcc5_host1";
46 regulator-always-on;
47 regulator-boot-on;
48 };
49
50 vcc5_host2: vcc5-host2-regulator {
51 compatible = "regulator-fixed";
52 enable-active-high;
53 gpio = <&gpio5 RK_PB6 GPIO_ACTIVE_HIGH>;
54 pinctrl-names = "default";
55 pinctrl-0 = <&hub_usb2_pwr_en>;
56 regulator-name = "vcc5_host2";
57 regulator-always-on;
58 regulator-boot-on;
59 };
60
61 vcc5v_otg: vcc5v-otg-regulator {
62 compatible = "regulator-fixed";
63 enable-active-high;
64 gpio = <&gpio0 RK_PB4 GPIO_ACTIVE_HIGH>;
65 pinctrl-names = "default";
66 pinctrl-0 = <&usb_otg_pwr_en>;
67 regulator-name = "vcc5_otg";
68 regulator-always-on;
69 regulator-boot-on;
70 };
71
72 ext_gmac: external-gmac-clock {
73 compatible = "fixed-clock";
74 #clock-cells = <0>;
75 clock-frequency = <125000000>;
76 clock-output-names = "ext_gmac";
77 };
78};
79
80&gmac {
81 status = "okay";
82
83 assigned-clocks = <&cru SCLK_MAC>;
84 assigned-clock-parents = <&ext_gmac>;
85 clock_in_out = "input";
86 phy-handle = <ðphy>;
87 phy-mode = "rgmii";
88 phy-supply = <&vcc33_lan>;
89 pinctrl-names = "default";
90 pinctrl-0 = <&rgmii_pins>, <&phy_rst>, <&phy_pmeb>, <&phy_int>;
91 rx_delay = <0x10>;
92 tx_delay = <0x30>;
93
94 /*
95 * Reset for the RTL8211 PHY which requires a 10-ms reset pulse (low)
96 * with a 30ms settling time.
97 */
98 snps,reset-gpio = <&gpio4 RK_PB0 0>;
99 snps,reset-active-low;
100 snps,reset-delays-us = <0 10000 30000>;
101 wakeup-source;
102
103 mdio0 {
104 compatible = "snps,dwmac-mdio";
105 #address-cells = <1>;
106 #size-cells = <0>;
107
108 ethphy: ethernet-phy@1 {
109 reg = <1>;
110 };
111 };
112};
113
114&rk808 {
115 dvs-gpios = <&gpio7 RK_PB4 GPIO_ACTIVE_HIGH>,
116 <&gpio7 RK_PB7 GPIO_ACTIVE_HIGH>;
117 pinctrl-names = "default";
118 pinctrl-0 = <&pmic_int_l &dvs_1 &dvs_2>;
119
120 vcc6-supply = <&vcc33_sys>;
121 vcc10-supply = <&vcc33_sys>;
122 vcc11-supply = <&vcc_5v>;
123 vcc12-supply = <&vcc33_sys>;
124
125 regulators {
126 /delete-node/ LDO_REG1;
127
128 /*
129 * According to the schematic, vcc18_lcdt is for
130 * HDMI_AVDD_1V8
131 */
132 vcc18_lcdt: LDO_REG2 {
133 regulator-always-on;
134 regulator-boot-on;
135 regulator-min-microvolt = <1800000>;
136 regulator-max-microvolt = <1800000>;
137 regulator-name = "vdd18_lcdt";
138 regulator-state-mem {
139 regulator-off-in-suspend;
140 };
141 };
142
143 /*
144 * This is not a pwren anymore, but the real power supply,
145 * vdd10_lcd for HDMI_AVDD_1V0
146 */
147 vdd10_lcd: LDO_REG7 {
148 regulator-always-on;
149 regulator-boot-on;
150 regulator-min-microvolt = <1000000>;
151 regulator-max-microvolt = <1000000>;
152 regulator-name = "vdd10_lcd";
153 regulator-state-mem {
154 regulator-off-in-suspend;
155 };
156 };
157
158 /* for usb camera */
159 vcc33_ccd: LDO_REG8 {
160 regulator-always-on;
161 regulator-boot-on;
162 regulator-min-microvolt = <3300000>;
163 regulator-max-microvolt = <3300000>;
164 regulator-name = "vcc33_ccd";
165 regulator-state-mem {
166 regulator-off-in-suspend;
167 };
168 };
169
170 vcc33_lan: SWITCH_REG2 {
171 regulator-name = "vcc33_lan";
172 };
173 };
174};
175
176&sdio0 {
177 #address-cells = <1>;
178 #size-cells = <0>;
179
180 btmrvl: btmrvl@2 {
181 compatible = "marvell,sd8897-bt";
182 reg = <2>;
183 interrupt-parent = <&gpio4>;
184 interrupts = <RK_PD7 IRQ_TYPE_LEVEL_LOW>;
185 marvell,wakeup-pin = /bits/ 16 <13>;
186 pinctrl-names = "default";
187 pinctrl-0 = <&bt_host_wake_l>;
188 };
189};
190
191&vcc50_hdmi {
192 enable-active-high;
193 gpio = <&gpio5 RK_PC3 GPIO_ACTIVE_HIGH>;
194 pinctrl-names = "default";
195 pinctrl-0 = <&vcc50_hdmi_en>;
196};
197
198&vcc_5v {
199 enable-active-high;
200 gpio = <&gpio7 RK_PC5 GPIO_ACTIVE_HIGH>;
201 pinctrl-names = "default";
202 pinctrl-0 = <&drv_5v>;
203};
204
205&gpio0 {
206 gpio-line-names = "PMIC_SLEEP_AP",
207 "DDRIO_PWROFF",
208 "DDRIO_RETEN",
209 "TS3A227E_INT_L",
210 "PMIC_INT_L",
211 "PWR_KEY_L",
212 "HUB_USB1_nFALUT",
213 "PHY_PMEB",
214
215 "PHY_INT",
216 /*
217 * RECOVERY_SW_L is Chrome OS ABI. Schematics call
218 * it REC_MODE_L.
219 */
220 "RECOVERY_SW_L",
221 "OTP_OUT",
222 "",
223 "USB_OTG_POWER_EN",
224 "AP_WARM_RESET_H",
225 "USB_OTG_nFALUT",
226 "I2C0_SDA_PMIC",
227
228 "I2C0_SCL_PMIC",
229 "DEVMODE_L",
230 "USB_INT";
231};
232
233&gpio2 {
234 gpio-line-names = "CONFIG0",
235 "CONFIG1",
236 "CONFIG2",
237 "",
238 "",
239 "",
240 "",
241 "CONFIG3",
242
243 "",
244 "EMMC_RST_L",
245 "",
246 "",
247 "BL_PWR_EN",
248 "",
249 "TOUCH_INT",
250 "TOUCH_RST",
251
252 "I2C3_SCL_TP",
253 "I2C3_SDA_TP";
254};
255
256&gpio3 {
257 gpio-line-names = "FLASH0_D0",
258 "FLASH0_D1",
259 "FLASH0_D2",
260 "FLASH0_D3",
261 "FLASH0_D4",
262 "FLASH0_D5",
263 "FLASH0_D6",
264 "FLASH0_D7",
265
266 "VCC5V_GOOD_H",
267 "",
268 "",
269 "",
270 "",
271 "",
272 "",
273 "",
274
275 "FLASH0_CS2/EMMC_CMD",
276 "",
277 "FLASH0_DQS/EMMC_CLKO",
278 "",
279 "",
280 "",
281 "",
282 "",
283
284 "PHY_TXD2",
285 "PHY_TXD3",
286 "MAC_RXD2",
287 "MAC_RXD3",
288 "PHY_TXD0",
289 "PHY_TXD1",
290 "MAC_RXD0",
291 "MAC_RXD1";
292};
293
294&gpio4 {
295 gpio-line-names = "MAC_MDC",
296 "MAC_RXDV",
297 "MAC_RXER",
298 "MAC_CLK",
299 "PHY_TXEN",
300 "MAC_MDIO",
301 "MAC_RXCLK",
302 "",
303
304 "PHY_RST",
305 "PHY_TXCLK",
306 "",
307 "",
308 "",
309 "",
310 "",
311 "",
312
313 "UART0_RXD",
314 "UART0_TXD",
315 "UART0_CTS_L",
316 "UART0_RTS_L",
317 "SDIO0_D0",
318 "SDIO0_D1",
319 "SDIO0_D2",
320 "SDIO0_D3",
321
322 "SDIO0_CMD",
323 "SDIO0_CLK",
324 "BT_DEV_WAKE",
325 "",
326 "WIFI_ENABLE_H",
327 "BT_ENABLE_L",
328 "WIFI_HOST_WAKE",
329 "BT_HOST_WAKE";
330};
331
332&gpio5 {
333 gpio-line-names = "",
334 "",
335 "",
336 "",
337 "",
338 "",
339 "",
340 "",
341
342 "",
343 "",
344 "",
345 "",
346 "USB_OTG_CTL1",
347 "HUB_USB2_CTL1",
348 "HUB_USB2_PWR_EN",
349 "HUB_USB_ILIM_SEL",
350
351 "USB_OTG_STATUS_L",
352 "HUB_USB1_CTL1",
353 "HUB_USB1_PWR_EN",
354 "VCC50_HDMI_EN";
355};
356
357&gpio6 {
358 gpio-line-names = "I2S0_SCLK",
359 "I2S0_LRCK_RX",
360 "I2S0_LRCK_TX",
361 "I2S0_SDI",
362 "I2S0_SDO0",
363 "HP_DET_H",
364 "",
365 "INT_CODEC",
366
367 "I2S0_CLK",
368 "I2C2_SDA",
369 "I2C2_SCL",
370 "MICDET",
371 "",
372 "",
373 "",
374 "",
375
376 "HUB_USB2_nFALUT",
377 "USB_OTG_ILIM_SEL";
378};
379
380&gpio7 {
381 gpio-line-names = "LCD_BL_PWM",
382 "PWM_LOG",
383 "BL_EN",
384 "PWR_LED1",
385 "TPM_INT_H",
386 "SPK_ON",
387 /*
388 * AP_FLASH_WP_L is Chrome OS ABI. Schematics call
389 * it FW_WP_AP.
390 */
391 "AP_FLASH_WP_L",
392 "",
393
394 "CPU_NMI",
395 "DVSOK",
396 "",
397 "EDP_HPD",
398 "DVS1",
399 "",
400 "LCD_EN",
401 "DVS2",
402
403 "HDMI_CEC",
404 "I2C4_SDA",
405 "I2C4_SCL",
406 "I2C5_SDA_HDMI",
407 "I2C5_SCL_HDMI",
408 "5V_DRV",
409 "UART2_RXD",
410 "UART2_TXD";
411};
412
413&gpio8 {
414 gpio-line-names = "RAM_ID0",
415 "RAM_ID1",
416 "RAM_ID2",
417 "RAM_ID3",
418 "I2C1_SDA_TPM",
419 "I2C1_SCL_TPM",
420 "SPI2_CLK",
421 "SPI2_CS0",
422
423 "SPI2_RXD",
424 "SPI2_TXD";
425};
426
427&pinctrl {
428 pinctrl-names = "default", "sleep";
429 pinctrl-0 = <
430 /* Common for sleep and wake, but no owners */
431 &ddr0_retention
432 &ddrio_pwroff
433 &global_pwroff
434
435 /* For usb bc1.2 */
436 &usb_otg_ilim_sel
437 &usb_usb_ilim_sel
438
439 /* Wake only */
440 &bt_dev_wake_awake
441 &pwr_led1_on
442 >;
443
444 pinctrl-1 = <
445 /* Common for sleep and wake, but no owners */
446 &ddr0_retention
447 &ddrio_pwroff
448 &global_pwroff
449
450 /* For usb bc1.2 */
451 &usb_otg_ilim_sel
452 &usb_usb_ilim_sel
453
454 /* Sleep only */
455 &bt_dev_wake_sleep
456 &pwr_led1_blink
457 >;
458
459 buck-5v {
460 drv_5v: drv-5v {
461 rockchip,pins = <7 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>;
462 };
463 };
464
465 gmac {
466 phy_rst: phy-rst {
467 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_output_high>;
468 };
469
470 phy_pmeb: phy-pmeb {
471 rockchip,pins = <0 RK_PA7 RK_FUNC_GPIO &pcfg_pull_up>;
472 };
473
474 phy_int: phy-int {
475 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>;
476 };
477 };
478
479 hdmi {
480 vcc50_hdmi_en: vcc50-hdmi-en {
481 rockchip,pins = <5 RK_PC3 RK_FUNC_GPIO &pcfg_pull_none>;
482 };
483 };
484
485 leds {
486 pwr_led1_on: pwr-led1-on {
487 rockchip,pins = <7 RK_PA3 RK_FUNC_GPIO &pcfg_output_low>;
488 };
489
490 pwr_led1_blink: pwr-led1-blink {
491 rockchip,pins = <7 RK_PA3 RK_FUNC_GPIO &pcfg_output_high>;
492 };
493 };
494
495 pmic {
496 dvs_1: dvs-1 {
497 rockchip,pins = <7 RK_PB4 RK_FUNC_GPIO &pcfg_pull_down>;
498 };
499
500 dvs_2: dvs-2 {
501 rockchip,pins = <7 RK_PB7 RK_FUNC_GPIO &pcfg_pull_down>;
502 };
503 };
504
505 usb-bc12 {
506 usb_otg_ilim_sel: usb-otg-ilim-sel {
507 rockchip,pins = <6 RK_PC1 RK_FUNC_GPIO &pcfg_output_low>;
508 };
509
510 usb_usb_ilim_sel: usb-usb-ilim-sel {
511 rockchip,pins = <5 RK_PB7 RK_FUNC_GPIO &pcfg_output_low>;
512 };
513 };
514
515 usb-host {
516 hub_usb1_pwr_en: hub_usb1_pwr_en {
517 rockchip,pins = <5 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none>;
518 };
519
520 hub_usb2_pwr_en: hub_usb2_pwr_en {
521 rockchip,pins = <5 RK_PB6 RK_FUNC_GPIO &pcfg_pull_none>;
522 };
523
524 usb_otg_pwr_en: usb_otg_pwr_en {
525 rockchip,pins = <0 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>;
526 };
527 };
528};
1// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2/*
3 * Google Veyron Fievel Rev 0+ board device tree source
4 *
5 * Copyright 2016 Google, Inc
6 */
7
8/dts-v1/;
9#include "rk3288-veyron.dtsi"
10#include "rk3288-veyron-analog-audio.dtsi"
11
12/ {
13 model = "Google Fievel";
14 compatible = "google,veyron-fievel-rev8", "google,veyron-fievel-rev7",
15 "google,veyron-fievel-rev6", "google,veyron-fievel-rev5",
16 "google,veyron-fievel-rev4", "google,veyron-fievel-rev3",
17 "google,veyron-fievel-rev2", "google,veyron-fievel-rev1",
18 "google,veyron-fievel-rev0", "google,veyron-fievel",
19 "google,veyron", "rockchip,rk3288";
20
21 /delete-node/ bt-activity;
22
23 vccsys: vccsys {
24 compatible = "regulator-fixed";
25 regulator-name = "vccsys";
26 regulator-boot-on;
27 regulator-always-on;
28 };
29
30 /*
31 * vcc33_pmuio and vcc33_io is sourced directly from vcc33_sys,
32 * enabled by vcc_18
33 */
34 vcc33_io: vcc33-io {
35 compatible = "regulator-fixed";
36 regulator-always-on;
37 regulator-boot-on;
38 regulator-name = "vcc33_io";
39 };
40
41 vcc5_host1: vcc5-host1-regulator {
42 compatible = "regulator-fixed";
43 enable-active-high;
44 gpio = <&gpio5 RK_PC2 GPIO_ACTIVE_HIGH>;
45 pinctrl-names = "default";
46 pinctrl-0 = <&hub_usb1_pwr_en>;
47 regulator-name = "vcc5_host1";
48 regulator-always-on;
49 regulator-boot-on;
50 };
51
52 vcc5_host2: vcc5-host2-regulator {
53 compatible = "regulator-fixed";
54 enable-active-high;
55 gpio = <&gpio5 RK_PB6 GPIO_ACTIVE_HIGH>;
56 pinctrl-names = "default";
57 pinctrl-0 = <&hub_usb2_pwr_en>;
58 regulator-name = "vcc5_host2";
59 regulator-always-on;
60 regulator-boot-on;
61 };
62
63 vcc5v_otg: vcc5v-otg-regulator {
64 compatible = "regulator-fixed";
65 enable-active-high;
66 gpio = <&gpio0 RK_PB4 GPIO_ACTIVE_HIGH>;
67 pinctrl-names = "default";
68 pinctrl-0 = <&usb_otg_pwr_en>;
69 regulator-name = "vcc5_otg";
70 regulator-always-on;
71 regulator-boot-on;
72 };
73
74 ext_gmac: external-gmac-clock {
75 compatible = "fixed-clock";
76 #clock-cells = <0>;
77 clock-frequency = <125000000>;
78 clock-output-names = "ext_gmac";
79 };
80};
81
82&gmac {
83 status = "okay";
84
85 assigned-clocks = <&cru SCLK_MAC>;
86 assigned-clock-parents = <&ext_gmac>;
87 clock_in_out = "input";
88 phy-handle = <ðphy>;
89 phy-mode = "rgmii";
90 phy-supply = <&vcc33_lan>;
91 pinctrl-names = "default";
92 pinctrl-0 = <&rgmii_pins>, <&phy_rst>, <&phy_pmeb>, <&phy_int>;
93 rx_delay = <0x10>;
94 tx_delay = <0x30>;
95
96 /*
97 * Reset for the RTL8211 PHY which requires a 10-ms reset pulse (low)
98 * with a 30ms settling time.
99 */
100 snps,reset-gpio = <&gpio4 RK_PB0 0>;
101 snps,reset-active-low;
102 snps,reset-delays-us = <0 10000 30000>;
103 wakeup-source;
104
105 mdio0 {
106 compatible = "snps,dwmac-mdio";
107 #address-cells = <1>;
108 #size-cells = <0>;
109
110 ethphy: ethernet-phy@1 {
111 reg = <1>;
112 };
113 };
114};
115
116&rk808 {
117 dvs-gpios = <&gpio7 RK_PB4 GPIO_ACTIVE_HIGH>,
118 <&gpio7 RK_PB7 GPIO_ACTIVE_HIGH>;
119 pinctrl-names = "default";
120 pinctrl-0 = <&pmic_int_l &dvs_1 &dvs_2>;
121
122 vcc6-supply = <&vcc33_sys>;
123 vcc10-supply = <&vcc33_sys>;
124 vcc11-supply = <&vcc_5v>;
125 vcc12-supply = <&vcc33_sys>;
126
127 regulators {
128 /delete-node/ LDO_REG1;
129
130 /*
131 * According to the schematic, vcc18_lcdt is for
132 * HDMI_AVDD_1V8
133 */
134 vcc18_lcdt: LDO_REG2 {
135 regulator-always-on;
136 regulator-boot-on;
137 regulator-min-microvolt = <1800000>;
138 regulator-max-microvolt = <1800000>;
139 regulator-name = "vdd18_lcdt";
140 regulator-state-mem {
141 regulator-off-in-suspend;
142 };
143 };
144
145 /*
146 * This is not a pwren anymore, but the real power supply,
147 * vdd10_lcd for HDMI_AVDD_1V0
148 */
149 vdd10_lcd: LDO_REG7 {
150 regulator-always-on;
151 regulator-boot-on;
152 regulator-min-microvolt = <1000000>;
153 regulator-max-microvolt = <1000000>;
154 regulator-name = "vdd10_lcd";
155 regulator-state-mem {
156 regulator-off-in-suspend;
157 };
158 };
159
160 /* for usb camera */
161 vcc33_ccd: LDO_REG8 {
162 regulator-always-on;
163 regulator-boot-on;
164 regulator-min-microvolt = <3300000>;
165 regulator-max-microvolt = <3300000>;
166 regulator-name = "vcc33_ccd";
167 regulator-state-mem {
168 regulator-off-in-suspend;
169 };
170 };
171
172 vcc33_lan: SWITCH_REG2 {
173 regulator-name = "vcc33_lan";
174 };
175 };
176};
177
178&sdio0 {
179 #address-cells = <1>;
180 #size-cells = <0>;
181
182 btmrvl: btmrvl@2 {
183 compatible = "marvell,sd8897-bt";
184 reg = <2>;
185 interrupt-parent = <&gpio4>;
186 interrupts = <RK_PD7 IRQ_TYPE_LEVEL_LOW>;
187 marvell,wakeup-pin = /bits/ 16 <13>;
188 pinctrl-names = "default";
189 pinctrl-0 = <&bt_host_wake_l>;
190 };
191};
192
193&vcc50_hdmi {
194 enable-active-high;
195 gpio = <&gpio5 RK_PC3 GPIO_ACTIVE_HIGH>;
196 pinctrl-names = "default";
197 pinctrl-0 = <&vcc50_hdmi_en>;
198};
199
200&vcc_5v {
201 enable-active-high;
202 gpio = <&gpio7 RK_PC5 GPIO_ACTIVE_HIGH>;
203 pinctrl-names = "default";
204 pinctrl-0 = <&drv_5v>;
205};
206
207&gpio0 {
208 gpio-line-names = "PMIC_SLEEP_AP",
209 "DDRIO_PWROFF",
210 "DDRIO_RETEN",
211 "TS3A227E_INT_L",
212 "PMIC_INT_L",
213 "PWR_KEY_L",
214 "HUB_USB1_nFALUT",
215 "PHY_PMEB",
216
217 "PHY_INT",
218 "REC_MODE_L",
219 "OTP_OUT",
220 "",
221 "USB_OTG_POWER_EN",
222 "AP_WARM_RESET_H",
223 "USB_OTG_nFALUT",
224 "I2C0_SDA_PMIC",
225
226 "I2C0_SCL_PMIC",
227 "DEVMODE_L",
228 "USB_INT";
229};
230
231&gpio2 {
232 gpio-line-names = "CONFIG0",
233 "CONFIG1",
234 "CONFIG2",
235 "",
236 "",
237 "",
238 "",
239 "CONFIG3",
240
241 "",
242 "EMMC_RST_L",
243 "",
244 "",
245 "BL_PWR_EN",
246 "",
247 "TOUCH_INT",
248 "TOUCH_RST",
249
250 "I2C3_SCL_TP",
251 "I2C3_SDA_TP";
252};
253
254&gpio3 {
255 gpio-line-names = "FLASH0_D0",
256 "FLASH0_D1",
257 "FLASH0_D2",
258 "FLASH0_D3",
259 "FLASH0_D4",
260 "FLASH0_D5",
261 "FLASH0_D6",
262 "FLASH0_D7",
263
264 "VCC5V_GOOD_H",
265 "",
266 "",
267 "",
268 "",
269 "",
270 "",
271 "",
272
273 "FLASH0_CS2/EMMC_CMD",
274 "",
275 "FLASH0_DQS/EMMC_CLKO",
276 "",
277 "",
278 "",
279 "",
280 "",
281
282 "PHY_TXD2",
283 "PHY_TXD3",
284 "MAC_RXD2",
285 "MAC_RXD3",
286 "PHY_TXD0",
287 "PHY_TXD1",
288 "MAC_RXD0",
289 "MAC_RXD1";
290};
291
292&gpio4 {
293 gpio-line-names = "MAC_MDC",
294 "MAC_RXDV",
295 "MAC_RXER",
296 "MAC_CLK",
297 "PHY_TXEN",
298 "MAC_MDIO",
299 "MAC_RXCLK",
300 "",
301
302 "PHY_RST",
303 "PHY_TXCLK",
304 "",
305 "",
306 "",
307 "",
308 "",
309 "",
310
311 "UART0_RXD",
312 "UART0_TXD",
313 "UART0_CTS_L",
314 "UART0_RTS_L",
315 "SDIO0_D0",
316 "SDIO0_D1",
317 "SDIO0_D2",
318 "SDIO0_D3",
319
320 "SDIO0_CMD",
321 "SDIO0_CLK",
322 "BT_DEV_WAKE",
323 "",
324 "WIFI_ENABLE_H",
325 "BT_ENABLE_L",
326 "WIFI_HOST_WAKE",
327 "BT_HOST_WAKE";
328};
329
330&gpio5 {
331 gpio-line-names = "",
332 "",
333 "",
334 "",
335 "",
336 "",
337 "",
338 "",
339
340 "",
341 "",
342 "",
343 "",
344 "USB_OTG_CTL1",
345 "HUB_USB2_CTL1",
346 "HUB_USB2_PWR_EN",
347 "HUB_USB_ILIM_SEL",
348
349 "USB_OTG_STATUS_L",
350 "HUB_USB1_CTL1",
351 "HUB_USB1_PWR_EN",
352 "VCC50_HDMI_EN";
353};
354
355&gpio6 {
356 gpio-line-names = "I2S0_SCLK",
357 "I2S0_LRCK_RX",
358 "I2S0_LRCK_TX",
359 "I2S0_SDI",
360 "I2S0_SDO0",
361 "HP_DET_H",
362 "",
363 "INT_CODEC",
364
365 "I2S0_CLK",
366 "I2C2_SDA",
367 "I2C2_SCL",
368 "MICDET",
369 "",
370 "",
371 "",
372 "",
373
374 "HUB_USB2_nFALUT",
375 "USB_OTG_ILIM_SEL";
376};
377
378&gpio7 {
379 gpio-line-names = "LCD_BL_PWM",
380 "PWM_LOG",
381 "BL_EN",
382 "PWR_LED1",
383 "TPM_INT_H",
384 "SPK_ON",
385 "FW_WP_AP",
386 "",
387
388 "CPU_NMI",
389 "DVSOK",
390 "",
391 "EDP_HPD",
392 "DVS1",
393 "",
394 "LCD_EN",
395 "DVS2",
396
397 "HDMI_CEC",
398 "I2C4_SDA",
399 "I2C4_SCL",
400 "I2C5_SDA_HDMI",
401 "I2C5_SCL_HDMI",
402 "5V_DRV",
403 "UART2_RXD",
404 "UART2_TXD";
405};
406
407&gpio8 {
408 gpio-line-names = "RAM_ID0",
409 "RAM_ID1",
410 "RAM_ID2",
411 "RAM_ID3",
412 "I2C1_SDA_TPM",
413 "I2C1_SCL_TPM",
414 "SPI2_CLK",
415 "SPI2_CS0",
416
417 "SPI2_RXD",
418 "SPI2_TXD";
419};
420
421&pinctrl {
422 pinctrl-names = "default", "sleep";
423 pinctrl-0 = <
424 /* Common for sleep and wake, but no owners */
425 &ddr0_retention
426 &ddrio_pwroff
427 &global_pwroff
428
429 /* For usb bc1.2 */
430 &usb_otg_ilim_sel
431 &usb_usb_ilim_sel
432
433 /* Wake only */
434 &bt_dev_wake_awake
435 &pwr_led1_on
436 >;
437
438 pinctrl-1 = <
439 /* Common for sleep and wake, but no owners */
440 &ddr0_retention
441 &ddrio_pwroff
442 &global_pwroff
443
444 /* For usb bc1.2 */
445 &usb_otg_ilim_sel
446 &usb_usb_ilim_sel
447
448 /* Sleep only */
449 &bt_dev_wake_sleep
450 &pwr_led1_blink
451 >;
452
453 buck-5v {
454 drv_5v: drv-5v {
455 rockchip,pins = <7 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>;
456 };
457 };
458
459 gmac {
460 phy_rst: phy-rst {
461 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_output_high>;
462 };
463
464 phy_pmeb: phy-pmeb {
465 rockchip,pins = <0 RK_PA7 RK_FUNC_GPIO &pcfg_pull_up>;
466 };
467
468 phy_int: phy-int {
469 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>;
470 };
471 };
472
473 hdmi {
474 vcc50_hdmi_en: vcc50-hdmi-en {
475 rockchip,pins = <5 RK_PC3 RK_FUNC_GPIO &pcfg_pull_none>;
476 };
477 };
478
479 leds {
480 pwr_led1_on: pwr-led1-on {
481 rockchip,pins = <7 RK_PA3 RK_FUNC_GPIO &pcfg_output_low>;
482 };
483
484 pwr_led1_blink: pwr-led1-blink {
485 rockchip,pins = <7 RK_PA3 RK_FUNC_GPIO &pcfg_output_high>;
486 };
487 };
488
489 pmic {
490 dvs_1: dvs-1 {
491 rockchip,pins = <7 RK_PB4 RK_FUNC_GPIO &pcfg_pull_down>;
492 };
493
494 dvs_2: dvs-2 {
495 rockchip,pins = <7 RK_PB7 RK_FUNC_GPIO &pcfg_pull_down>;
496 };
497 };
498
499 usb-bc12 {
500 usb_otg_ilim_sel: usb-otg-ilim-sel {
501 rockchip,pins = <6 RK_PC1 RK_FUNC_GPIO &pcfg_output_low>;
502 };
503
504 usb_usb_ilim_sel: usb-usb-ilim-sel {
505 rockchip,pins = <5 RK_PB7 RK_FUNC_GPIO &pcfg_output_low>;
506 };
507 };
508
509 usb-host {
510 hub_usb1_pwr_en: hub_usb1_pwr_en {
511 rockchip,pins = <5 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none>;
512 };
513
514 hub_usb2_pwr_en: hub_usb2_pwr_en {
515 rockchip,pins = <5 RK_PB6 RK_FUNC_GPIO &pcfg_pull_none>;
516 };
517
518 usb_otg_pwr_en: usb_otg_pwr_en {
519 rockchip,pins = <0 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>;
520 };
521 };
522};