Loading...
1// SPDX-License-Identifier: GPL-2.0
2/dts-v1/;
3
4#include <dt-bindings/input/input.h>
5#include <dt-bindings/thermal/thermal.h>
6#include "tegra20.dtsi"
7#include "tegra20-cpu-opp.dtsi"
8#include "tegra20-cpu-opp-microvolt.dtsi"
9
10/ {
11 model = "NVIDIA Tegra20 Ventana evaluation board";
12 compatible = "nvidia,ventana", "nvidia,tegra20";
13
14 aliases {
15 rtc0 = "/i2c@7000d000/tps6586x@34";
16 rtc1 = "/rtc@7000e000";
17 serial0 = &uartd;
18 };
19
20 chosen {
21 stdout-path = "serial0:115200n8";
22 };
23
24 memory@0 {
25 reg = <0x00000000 0x40000000>;
26 };
27
28 host1x@50000000 {
29 dc@54200000 {
30 rgb {
31 status = "okay";
32
33 nvidia,panel = <&panel>;
34 };
35 };
36
37 hdmi@54280000 {
38 status = "okay";
39
40 vdd-supply = <&hdmi_vdd_reg>;
41 pll-supply = <&hdmi_pll_reg>;
42
43 nvidia,ddc-i2c-bus = <&hdmi_ddc>;
44 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7)
45 GPIO_ACTIVE_HIGH>;
46 };
47 };
48
49 pinmux@70000014 {
50 pinctrl-names = "default";
51 pinctrl-0 = <&state_default>;
52
53 state_default: pinmux {
54 ata {
55 nvidia,pins = "ata";
56 nvidia,function = "ide";
57 };
58 atb {
59 nvidia,pins = "atb", "gma", "gme";
60 nvidia,function = "sdio4";
61 };
62 atc {
63 nvidia,pins = "atc";
64 nvidia,function = "nand";
65 };
66 atd {
67 nvidia,pins = "atd", "ate", "gmb", "spia",
68 "spib", "spic";
69 nvidia,function = "gmi";
70 };
71 cdev1 {
72 nvidia,pins = "cdev1";
73 nvidia,function = "plla_out";
74 };
75 cdev2 {
76 nvidia,pins = "cdev2";
77 nvidia,function = "pllp_out4";
78 };
79 crtp {
80 nvidia,pins = "crtp", "lm1";
81 nvidia,function = "crt";
82 };
83 csus {
84 nvidia,pins = "csus";
85 nvidia,function = "vi_sensor_clk";
86 };
87 dap1 {
88 nvidia,pins = "dap1";
89 nvidia,function = "dap1";
90 };
91 dap2 {
92 nvidia,pins = "dap2";
93 nvidia,function = "dap2";
94 };
95 dap3 {
96 nvidia,pins = "dap3";
97 nvidia,function = "dap3";
98 };
99 dap4 {
100 nvidia,pins = "dap4";
101 nvidia,function = "dap4";
102 };
103 dta {
104 nvidia,pins = "dta", "dtb", "dtc", "dtd", "dte";
105 nvidia,function = "vi";
106 };
107 dtf {
108 nvidia,pins = "dtf";
109 nvidia,function = "i2c3";
110 };
111 gmc {
112 nvidia,pins = "gmc";
113 nvidia,function = "uartd";
114 };
115 gmd {
116 nvidia,pins = "gmd";
117 nvidia,function = "sflash";
118 };
119 gpu {
120 nvidia,pins = "gpu";
121 nvidia,function = "pwm";
122 };
123 gpu7 {
124 nvidia,pins = "gpu7";
125 nvidia,function = "rtck";
126 };
127 gpv {
128 nvidia,pins = "gpv", "slxa", "slxk";
129 nvidia,function = "pcie";
130 };
131 hdint {
132 nvidia,pins = "hdint";
133 nvidia,function = "hdmi";
134 };
135 i2cp {
136 nvidia,pins = "i2cp";
137 nvidia,function = "i2cp";
138 };
139 irrx {
140 nvidia,pins = "irrx", "irtx";
141 nvidia,function = "uartb";
142 };
143 kbca {
144 nvidia,pins = "kbca", "kbcb", "kbcc", "kbcd",
145 "kbce", "kbcf";
146 nvidia,function = "kbc";
147 };
148 lcsn {
149 nvidia,pins = "lcsn", "ldc", "lm0", "lpw1",
150 "lsdi", "lvp0";
151 nvidia,function = "rsvd4";
152 };
153 ld0 {
154 nvidia,pins = "ld0", "ld1", "ld2", "ld3", "ld4",
155 "ld5", "ld6", "ld7", "ld8", "ld9",
156 "ld10", "ld11", "ld12", "ld13", "ld14",
157 "ld15", "ld16", "ld17", "ldi", "lhp0",
158 "lhp1", "lhp2", "lhs", "lpp", "lpw0",
159 "lpw2", "lsc0", "lsc1", "lsck", "lsda",
160 "lspi", "lvp1", "lvs";
161 nvidia,function = "displaya";
162 };
163 owc {
164 nvidia,pins = "owc", "spdi", "spdo", "uac";
165 nvidia,function = "rsvd2";
166 };
167 pmc {
168 nvidia,pins = "pmc";
169 nvidia,function = "pwr_on";
170 };
171 rm {
172 nvidia,pins = "rm";
173 nvidia,function = "i2c1";
174 };
175 sdb {
176 nvidia,pins = "sdb", "sdc", "sdd", "slxc";
177 nvidia,function = "sdio3";
178 };
179 sdio1 {
180 nvidia,pins = "sdio1";
181 nvidia,function = "sdio1";
182 };
183 slxd {
184 nvidia,pins = "slxd";
185 nvidia,function = "spdif";
186 };
187 spid {
188 nvidia,pins = "spid", "spie", "spif";
189 nvidia,function = "spi1";
190 };
191 spig {
192 nvidia,pins = "spig", "spih";
193 nvidia,function = "spi2_alt";
194 };
195 uaa {
196 nvidia,pins = "uaa", "uab", "uda";
197 nvidia,function = "ulpi";
198 };
199 uad {
200 nvidia,pins = "uad";
201 nvidia,function = "irda";
202 };
203 uca {
204 nvidia,pins = "uca", "ucb";
205 nvidia,function = "uartc";
206 };
207 conf_ata {
208 nvidia,pins = "ata", "atb", "atc", "atd",
209 "cdev1", "cdev2", "dap1", "dap2",
210 "dap4", "ddc", "dtf", "gma", "gmc",
211 "gme", "gpu", "gpu7", "i2cp", "irrx",
212 "irtx", "pta", "rm", "sdc", "sdd",
213 "slxc", "slxd", "slxk", "spdi", "spdo",
214 "uac", "uad", "uca", "ucb", "uda";
215 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
216 nvidia,tristate = <TEGRA_PIN_DISABLE>;
217 };
218 conf_ate {
219 nvidia,pins = "ate", "csus", "dap3", "gmd",
220 "gpv", "owc", "spia", "spib", "spic",
221 "spid", "spie", "spig";
222 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
223 nvidia,tristate = <TEGRA_PIN_ENABLE>;
224 };
225 conf_ck32 {
226 nvidia,pins = "ck32", "ddrc", "pmca", "pmcb",
227 "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
228 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
229 };
230 conf_crtp {
231 nvidia,pins = "crtp", "gmb", "slxa", "spih";
232 nvidia,pull = <TEGRA_PIN_PULL_UP>;
233 nvidia,tristate = <TEGRA_PIN_ENABLE>;
234 };
235 conf_dta {
236 nvidia,pins = "dta", "dtb", "dtc", "dtd";
237 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
238 nvidia,tristate = <TEGRA_PIN_DISABLE>;
239 };
240 conf_dte {
241 nvidia,pins = "dte", "spif";
242 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
243 nvidia,tristate = <TEGRA_PIN_ENABLE>;
244 };
245 conf_hdint {
246 nvidia,pins = "hdint", "lcsn", "ldc", "lm1",
247 "lpw1", "lsck", "lsda", "lsdi", "lvp0";
248 nvidia,tristate = <TEGRA_PIN_ENABLE>;
249 };
250 conf_kbca {
251 nvidia,pins = "kbca", "kbcb", "kbcc", "kbcd",
252 "kbce", "kbcf", "sdio1", "uaa", "uab";
253 nvidia,pull = <TEGRA_PIN_PULL_UP>;
254 nvidia,tristate = <TEGRA_PIN_DISABLE>;
255 };
256 conf_lc {
257 nvidia,pins = "lc", "ls";
258 nvidia,pull = <TEGRA_PIN_PULL_UP>;
259 };
260 conf_ld0 {
261 nvidia,pins = "ld0", "ld1", "ld2", "ld3", "ld4",
262 "ld5", "ld6", "ld7", "ld8", "ld9",
263 "ld10", "ld11", "ld12", "ld13", "ld14",
264 "ld15", "ld16", "ld17", "ldi", "lhp0",
265 "lhp1", "lhp2", "lhs", "lm0", "lpp",
266 "lpw0", "lpw2", "lsc0", "lsc1", "lspi",
267 "lvp1", "lvs", "pmc", "sdb";
268 nvidia,tristate = <TEGRA_PIN_DISABLE>;
269 };
270 conf_ld17_0 {
271 nvidia,pins = "ld17_0", "ld19_18", "ld21_20",
272 "ld23_22";
273 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
274 };
275 drive_sdio1 {
276 nvidia,pins = "drive_sdio1";
277 nvidia,high-speed-mode = <TEGRA_PIN_DISABLE>;
278 nvidia,schmitt = <TEGRA_PIN_ENABLE>;
279 nvidia,low-power-mode = <TEGRA_PIN_LP_DRIVE_DIV_1>;
280 nvidia,pull-down-strength = <31>;
281 nvidia,pull-up-strength = <31>;
282 nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_SLOWEST>;
283 nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_SLOWEST>;
284 };
285 };
286
287 state_i2cmux_ddc: pinmux_i2cmux_ddc {
288 ddc {
289 nvidia,pins = "ddc";
290 nvidia,function = "i2c2";
291 };
292 pta {
293 nvidia,pins = "pta";
294 nvidia,function = "rsvd4";
295 };
296 };
297
298 state_i2cmux_pta: pinmux_i2cmux_pta {
299 ddc {
300 nvidia,pins = "ddc";
301 nvidia,function = "rsvd4";
302 };
303 pta {
304 nvidia,pins = "pta";
305 nvidia,function = "i2c2";
306 };
307 };
308
309 state_i2cmux_idle: pinmux_i2cmux_idle {
310 ddc {
311 nvidia,pins = "ddc";
312 nvidia,function = "rsvd4";
313 };
314 pta {
315 nvidia,pins = "pta";
316 nvidia,function = "rsvd4";
317 };
318 };
319 };
320
321 i2s@70002800 {
322 status = "okay";
323 };
324
325 serial@70006300 {
326 status = "okay";
327 };
328
329 pwm: pwm@7000a000 {
330 status = "okay";
331 };
332
333 i2c@7000c000 {
334 status = "okay";
335 clock-frequency = <400000>;
336
337 wm8903: wm8903@1a {
338 compatible = "wlf,wm8903";
339 reg = <0x1a>;
340 interrupt-parent = <&gpio>;
341 interrupts = <TEGRA_GPIO(X, 3) IRQ_TYPE_LEVEL_HIGH>;
342
343 gpio-controller;
344 #gpio-cells = <2>;
345
346 micdet-cfg = <0>;
347 micdet-delay = <100>;
348 gpio-cfg = <0xffffffff 0xffffffff 0 0xffffffff 0xffffffff>;
349 };
350
351 /* ALS and proximity sensor */
352 isl29018@44 {
353 compatible = "isil,isl29018";
354 reg = <0x44>;
355 interrupt-parent = <&gpio>;
356 interrupts = <TEGRA_GPIO(Z, 2) IRQ_TYPE_LEVEL_HIGH>;
357 };
358 };
359
360 i2c@7000c400 {
361 status = "okay";
362 clock-frequency = <100000>;
363 };
364
365 i2cmux {
366 compatible = "i2c-mux-pinctrl";
367 #address-cells = <1>;
368 #size-cells = <0>;
369
370 i2c-parent = <&{/i2c@7000c400}>;
371
372 pinctrl-names = "ddc", "pta", "idle";
373 pinctrl-0 = <&state_i2cmux_ddc>;
374 pinctrl-1 = <&state_i2cmux_pta>;
375 pinctrl-2 = <&state_i2cmux_idle>;
376
377 hdmi_ddc: i2c@0 {
378 reg = <0>;
379 #address-cells = <1>;
380 #size-cells = <0>;
381 };
382
383 lvds_ddc: i2c@1 {
384 reg = <1>;
385 #address-cells = <1>;
386 #size-cells = <0>;
387 };
388 };
389
390 i2c@7000c500 {
391 status = "okay";
392 clock-frequency = <400000>;
393 };
394
395 i2c@7000d000 {
396 status = "okay";
397 clock-frequency = <400000>;
398
399 pmic: tps6586x@34 {
400 compatible = "ti,tps6586x";
401 reg = <0x34>;
402 interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
403
404 ti,system-power-controller;
405
406 #gpio-cells = <2>;
407 gpio-controller;
408
409 sys-supply = <&vdd_5v0_reg>;
410 vin-sm0-supply = <&sys_reg>;
411 vin-sm1-supply = <&sys_reg>;
412 vin-sm2-supply = <&sys_reg>;
413 vinldo01-supply = <&sm2_reg>;
414 vinldo23-supply = <&sm2_reg>;
415 vinldo4-supply = <&sm2_reg>;
416 vinldo678-supply = <&sm2_reg>;
417 vinldo9-supply = <&sm2_reg>;
418
419 regulators {
420 sys_reg: sys {
421 regulator-name = "vdd_sys";
422 regulator-always-on;
423 };
424
425 vdd_core: sm0 {
426 regulator-name = "vdd_sm0,vdd_core";
427 regulator-min-microvolt = <950000>;
428 regulator-max-microvolt = <1300000>;
429 regulator-coupled-with = <&rtc_vdd &vdd_cpu>;
430 regulator-coupled-max-spread = <170000 550000>;
431 regulator-always-on;
432 regulator-boot-on;
433
434 nvidia,tegra-core-regulator;
435 };
436
437 vdd_cpu: sm1 {
438 regulator-name = "vdd_sm1,vdd_cpu";
439 regulator-min-microvolt = <750000>;
440 regulator-max-microvolt = <1125000>;
441 regulator-coupled-with = <&vdd_core &rtc_vdd>;
442 regulator-coupled-max-spread = <550000 550000>;
443 regulator-always-on;
444 regulator-boot-on;
445
446 nvidia,tegra-cpu-regulator;
447 };
448
449 sm2_reg: sm2 {
450 regulator-name = "vdd_sm2,vin_ldo*";
451 regulator-min-microvolt = <3700000>;
452 regulator-max-microvolt = <3700000>;
453 regulator-always-on;
454 };
455
456 /* LDO0 is not connected to anything */
457
458 ldo1 {
459 regulator-name = "vdd_ldo1,avdd_pll*";
460 regulator-min-microvolt = <1100000>;
461 regulator-max-microvolt = <1100000>;
462 regulator-always-on;
463 };
464
465 rtc_vdd: ldo2 {
466 regulator-name = "vdd_ldo2,vdd_rtc";
467 regulator-min-microvolt = <950000>;
468 regulator-max-microvolt = <1300000>;
469 regulator-coupled-with = <&vdd_core &vdd_cpu>;
470 regulator-coupled-max-spread = <170000 550000>;
471 regulator-always-on;
472 regulator-boot-on;
473
474 nvidia,tegra-rtc-regulator;
475 };
476
477 ldo3 {
478 regulator-name = "vdd_ldo3,avdd_usb*";
479 regulator-min-microvolt = <3300000>;
480 regulator-max-microvolt = <3300000>;
481 regulator-always-on;
482 };
483
484 ldo4 {
485 regulator-name = "vdd_ldo4,avdd_osc,vddio_sys";
486 regulator-min-microvolt = <1800000>;
487 regulator-max-microvolt = <1800000>;
488 regulator-always-on;
489 };
490
491 ldo5 {
492 regulator-name = "vdd_ldo5,vcore_mmc";
493 regulator-min-microvolt = <2850000>;
494 regulator-max-microvolt = <2850000>;
495 regulator-always-on;
496 };
497
498 ldo6 {
499 regulator-name = "vdd_ldo6,avdd_vdac";
500 regulator-min-microvolt = <1800000>;
501 regulator-max-microvolt = <1800000>;
502 };
503
504 hdmi_vdd_reg: ldo7 {
505 regulator-name = "vdd_ldo7,avdd_hdmi,vdd_fuse";
506 regulator-min-microvolt = <3300000>;
507 regulator-max-microvolt = <3300000>;
508 };
509
510 hdmi_pll_reg: ldo8 {
511 regulator-name = "vdd_ldo8,avdd_hdmi_pll";
512 regulator-min-microvolt = <1800000>;
513 regulator-max-microvolt = <1800000>;
514 };
515
516 ldo9 {
517 regulator-name = "vdd_ldo9,avdd_2v85,vdd_ddr_rx";
518 regulator-min-microvolt = <2850000>;
519 regulator-max-microvolt = <2850000>;
520 regulator-always-on;
521 };
522
523 ldo_rtc {
524 regulator-name = "vdd_rtc_out,vdd_cell";
525 regulator-min-microvolt = <3300000>;
526 regulator-max-microvolt = <3300000>;
527 regulator-always-on;
528 };
529 };
530 };
531
532 nct1008: temperature-sensor@4c {
533 compatible = "onnn,nct1008";
534 reg = <0x4c>;
535 #thermal-sensor-cells = <1>;
536 };
537 };
538
539 pmc@7000e400 {
540 nvidia,invert-interrupt;
541 nvidia,suspend-mode = <1>;
542 nvidia,cpu-pwr-good-time = <2000>;
543 nvidia,cpu-pwr-off-time = <100>;
544 nvidia,core-pwr-good-time = <3845 3845>;
545 nvidia,core-pwr-off-time = <458>;
546 nvidia,sys-clock-req-active-high;
547 };
548
549 usb@c5000000 {
550 status = "okay";
551 };
552
553 usb-phy@c5000000 {
554 status = "okay";
555 };
556
557 usb@c5004000 {
558 status = "okay";
559 nvidia,phy-reset-gpio = <&gpio TEGRA_GPIO(V, 1)
560 GPIO_ACTIVE_LOW>;
561 };
562
563 usb-phy@c5004000 {
564 status = "okay";
565 nvidia,phy-reset-gpio = <&gpio TEGRA_GPIO(V, 1)
566 GPIO_ACTIVE_LOW>;
567 };
568
569 usb@c5008000 {
570 status = "okay";
571 };
572
573 usb-phy@c5008000 {
574 status = "okay";
575 };
576
577 mmc@c8000000 {
578 status = "okay";
579 power-gpios = <&gpio TEGRA_GPIO(K, 6) GPIO_ACTIVE_HIGH>;
580 bus-width = <4>;
581 keep-power-in-suspend;
582 };
583
584 mmc@c8000400 {
585 status = "okay";
586 cd-gpios = <&gpio TEGRA_GPIO(I, 5) GPIO_ACTIVE_LOW>;
587 wp-gpios = <&gpio TEGRA_GPIO(H, 1) GPIO_ACTIVE_HIGH>;
588 power-gpios = <&gpio TEGRA_GPIO(I, 6) GPIO_ACTIVE_HIGH>;
589 bus-width = <4>;
590 };
591
592 mmc@c8000600 {
593 status = "okay";
594 bus-width = <8>;
595 non-removable;
596 };
597
598 backlight: backlight {
599 compatible = "pwm-backlight";
600
601 enable-gpios = <&gpio TEGRA_GPIO(D, 4) GPIO_ACTIVE_HIGH>;
602 power-supply = <&vdd_bl_reg>;
603 pwms = <&pwm 2 5000000>;
604
605 brightness-levels = <0 4 8 16 32 64 128 255>;
606 default-brightness-level = <6>;
607 };
608
609 clk32k_in: clock@0 {
610 compatible = "fixed-clock";
611 clock-frequency = <32768>;
612 #clock-cells = <0>;
613 };
614
615 cpus {
616 cpu0: cpu@0 {
617 cpu-supply = <&vdd_cpu>;
618 operating-points-v2 = <&cpu0_opp_table>;
619 #cooling-cells = <2>;
620 };
621
622 cpu1: cpu@1 {
623 cpu-supply = <&vdd_cpu>;
624 operating-points-v2 = <&cpu0_opp_table>;
625 #cooling-cells = <2>;
626 };
627 };
628
629 gpio-keys {
630 compatible = "gpio-keys";
631
632 power {
633 label = "Power";
634 gpios = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_LOW>;
635 linux,code = <KEY_POWER>;
636 wakeup-source;
637 };
638 };
639
640 panel: panel {
641 compatible = "chunghwa,claa101wa01a";
642
643 power-supply = <&vdd_pnl_reg>;
644 enable-gpios = <&gpio TEGRA_GPIO(B, 2) GPIO_ACTIVE_HIGH>;
645
646 backlight = <&backlight>;
647 ddc-i2c-bus = <&lvds_ddc>;
648 };
649
650 vdd_5v0_reg: regulator@0 {
651 compatible = "regulator-fixed";
652 regulator-name = "vdd_5v0";
653 regulator-min-microvolt = <5000000>;
654 regulator-max-microvolt = <5000000>;
655 regulator-always-on;
656 };
657
658 regulator@1 {
659 compatible = "regulator-fixed";
660 regulator-name = "vdd_1v5";
661 regulator-min-microvolt = <1500000>;
662 regulator-max-microvolt = <1500000>;
663 gpio = <&pmic 0 GPIO_ACTIVE_HIGH>;
664 };
665
666 regulator@2 {
667 compatible = "regulator-fixed";
668 regulator-name = "vdd_1v2";
669 regulator-min-microvolt = <1200000>;
670 regulator-max-microvolt = <1200000>;
671 gpio = <&pmic 1 GPIO_ACTIVE_HIGH>;
672 enable-active-high;
673 };
674
675 vdd_pnl_reg: regulator@3 {
676 compatible = "regulator-fixed";
677 regulator-name = "vdd_pnl";
678 regulator-min-microvolt = <2800000>;
679 regulator-max-microvolt = <2800000>;
680 gpio = <&gpio TEGRA_GPIO(C, 6) GPIO_ACTIVE_HIGH>;
681 enable-active-high;
682 };
683
684 vdd_bl_reg: regulator@4 {
685 compatible = "regulator-fixed";
686 regulator-name = "vdd_bl";
687 regulator-min-microvolt = <2800000>;
688 regulator-max-microvolt = <2800000>;
689 gpio = <&gpio TEGRA_GPIO(W, 0) GPIO_ACTIVE_HIGH>;
690 enable-active-high;
691 };
692
693 sound {
694 compatible = "nvidia,tegra-audio-wm8903-ventana",
695 "nvidia,tegra-audio-wm8903";
696 nvidia,model = "NVIDIA Tegra Ventana";
697
698 nvidia,audio-routing =
699 "Headphone Jack", "HPOUTR",
700 "Headphone Jack", "HPOUTL",
701 "Int Spk", "ROP",
702 "Int Spk", "RON",
703 "Int Spk", "LOP",
704 "Int Spk", "LON",
705 "Mic Jack", "MICBIAS",
706 "IN1L", "Mic Jack";
707
708 nvidia,i2s-controller = <&tegra_i2s1>;
709 nvidia,audio-codec = <&wm8903>;
710
711 nvidia,spkr-en-gpios = <&wm8903 2 GPIO_ACTIVE_HIGH>;
712 nvidia,hp-det-gpios = <&gpio TEGRA_GPIO(W, 2) GPIO_ACTIVE_LOW>;
713 nvidia,int-mic-en-gpios = <&gpio TEGRA_GPIO(X, 0)
714 GPIO_ACTIVE_HIGH>;
715 nvidia,ext-mic-en-gpios = <&gpio TEGRA_GPIO(X, 1)
716 GPIO_ACTIVE_HIGH>;
717
718 clocks = <&tegra_car TEGRA20_CLK_PLL_A>,
719 <&tegra_car TEGRA20_CLK_PLL_A_OUT0>,
720 <&tegra_car TEGRA20_CLK_CDEV1>;
721 clock-names = "pll_a", "pll_a_out0", "mclk";
722 };
723
724 thermal-zones {
725 cpu-thermal {
726 polling-delay-passive = <1000>; /* milliseconds */
727 polling-delay = <5000>; /* milliseconds */
728
729 thermal-sensors = <&nct1008 1>;
730
731 trips {
732 trip0: cpu-alert0 {
733 /* start throttling at 50C */
734 temperature = <50000>;
735 hysteresis = <200>;
736 type = "passive";
737 };
738
739 trip1: cpu-crit {
740 /* shut down at 60C */
741 temperature = <60000>;
742 hysteresis = <2000>;
743 type = "critical";
744 };
745 };
746
747 cooling-maps {
748 map0 {
749 trip = <&trip0>;
750 cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
751 <&cpu1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
752 };
753 };
754 };
755 };
756};
1/dts-v1/;
2
3#include <dt-bindings/input/input.h>
4#include "tegra20.dtsi"
5
6/ {
7 model = "NVIDIA Tegra20 Ventana evaluation board";
8 compatible = "nvidia,ventana", "nvidia,tegra20";
9
10 aliases {
11 rtc0 = "/i2c@7000d000/tps6586x@34";
12 rtc1 = "/rtc@7000e000";
13 serial0 = &uartd;
14 };
15
16 memory {
17 reg = <0x00000000 0x40000000>;
18 };
19
20 host1x@50000000 {
21 dc@54200000 {
22 rgb {
23 status = "okay";
24
25 nvidia,panel = <&panel>;
26 };
27 };
28
29 hdmi@54280000 {
30 status = "okay";
31
32 vdd-supply = <&hdmi_vdd_reg>;
33 pll-supply = <&hdmi_pll_reg>;
34
35 nvidia,ddc-i2c-bus = <&hdmi_ddc>;
36 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7)
37 GPIO_ACTIVE_HIGH>;
38 };
39 };
40
41 pinmux@70000014 {
42 pinctrl-names = "default";
43 pinctrl-0 = <&state_default>;
44
45 state_default: pinmux {
46 ata {
47 nvidia,pins = "ata";
48 nvidia,function = "ide";
49 };
50 atb {
51 nvidia,pins = "atb", "gma", "gme";
52 nvidia,function = "sdio4";
53 };
54 atc {
55 nvidia,pins = "atc";
56 nvidia,function = "nand";
57 };
58 atd {
59 nvidia,pins = "atd", "ate", "gmb", "spia",
60 "spib", "spic";
61 nvidia,function = "gmi";
62 };
63 cdev1 {
64 nvidia,pins = "cdev1";
65 nvidia,function = "plla_out";
66 };
67 cdev2 {
68 nvidia,pins = "cdev2";
69 nvidia,function = "pllp_out4";
70 };
71 crtp {
72 nvidia,pins = "crtp", "lm1";
73 nvidia,function = "crt";
74 };
75 csus {
76 nvidia,pins = "csus";
77 nvidia,function = "vi_sensor_clk";
78 };
79 dap1 {
80 nvidia,pins = "dap1";
81 nvidia,function = "dap1";
82 };
83 dap2 {
84 nvidia,pins = "dap2";
85 nvidia,function = "dap2";
86 };
87 dap3 {
88 nvidia,pins = "dap3";
89 nvidia,function = "dap3";
90 };
91 dap4 {
92 nvidia,pins = "dap4";
93 nvidia,function = "dap4";
94 };
95 dta {
96 nvidia,pins = "dta", "dtb", "dtc", "dtd", "dte";
97 nvidia,function = "vi";
98 };
99 dtf {
100 nvidia,pins = "dtf";
101 nvidia,function = "i2c3";
102 };
103 gmc {
104 nvidia,pins = "gmc";
105 nvidia,function = "uartd";
106 };
107 gmd {
108 nvidia,pins = "gmd";
109 nvidia,function = "sflash";
110 };
111 gpu {
112 nvidia,pins = "gpu";
113 nvidia,function = "pwm";
114 };
115 gpu7 {
116 nvidia,pins = "gpu7";
117 nvidia,function = "rtck";
118 };
119 gpv {
120 nvidia,pins = "gpv", "slxa", "slxk";
121 nvidia,function = "pcie";
122 };
123 hdint {
124 nvidia,pins = "hdint";
125 nvidia,function = "hdmi";
126 };
127 i2cp {
128 nvidia,pins = "i2cp";
129 nvidia,function = "i2cp";
130 };
131 irrx {
132 nvidia,pins = "irrx", "irtx";
133 nvidia,function = "uartb";
134 };
135 kbca {
136 nvidia,pins = "kbca", "kbcb", "kbcc", "kbcd",
137 "kbce", "kbcf";
138 nvidia,function = "kbc";
139 };
140 lcsn {
141 nvidia,pins = "lcsn", "ldc", "lm0", "lpw1",
142 "lsdi", "lvp0";
143 nvidia,function = "rsvd4";
144 };
145 ld0 {
146 nvidia,pins = "ld0", "ld1", "ld2", "ld3", "ld4",
147 "ld5", "ld6", "ld7", "ld8", "ld9",
148 "ld10", "ld11", "ld12", "ld13", "ld14",
149 "ld15", "ld16", "ld17", "ldi", "lhp0",
150 "lhp1", "lhp2", "lhs", "lpp", "lpw0",
151 "lpw2", "lsc0", "lsc1", "lsck", "lsda",
152 "lspi", "lvp1", "lvs";
153 nvidia,function = "displaya";
154 };
155 owc {
156 nvidia,pins = "owc", "spdi", "spdo", "uac";
157 nvidia,function = "rsvd2";
158 };
159 pmc {
160 nvidia,pins = "pmc";
161 nvidia,function = "pwr_on";
162 };
163 rm {
164 nvidia,pins = "rm";
165 nvidia,function = "i2c1";
166 };
167 sdb {
168 nvidia,pins = "sdb", "sdc", "sdd", "slxc";
169 nvidia,function = "sdio3";
170 };
171 sdio1 {
172 nvidia,pins = "sdio1";
173 nvidia,function = "sdio1";
174 };
175 slxd {
176 nvidia,pins = "slxd";
177 nvidia,function = "spdif";
178 };
179 spid {
180 nvidia,pins = "spid", "spie", "spif";
181 nvidia,function = "spi1";
182 };
183 spig {
184 nvidia,pins = "spig", "spih";
185 nvidia,function = "spi2_alt";
186 };
187 uaa {
188 nvidia,pins = "uaa", "uab", "uda";
189 nvidia,function = "ulpi";
190 };
191 uad {
192 nvidia,pins = "uad";
193 nvidia,function = "irda";
194 };
195 uca {
196 nvidia,pins = "uca", "ucb";
197 nvidia,function = "uartc";
198 };
199 conf_ata {
200 nvidia,pins = "ata", "atb", "atc", "atd",
201 "cdev1", "cdev2", "dap1", "dap2",
202 "dap4", "ddc", "dtf", "gma", "gmc",
203 "gme", "gpu", "gpu7", "i2cp", "irrx",
204 "irtx", "pta", "rm", "sdc", "sdd",
205 "slxc", "slxd", "slxk", "spdi", "spdo",
206 "uac", "uad", "uca", "ucb", "uda";
207 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
208 nvidia,tristate = <TEGRA_PIN_DISABLE>;
209 };
210 conf_ate {
211 nvidia,pins = "ate", "csus", "dap3", "gmd",
212 "gpv", "owc", "spia", "spib", "spic",
213 "spid", "spie", "spig";
214 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
215 nvidia,tristate = <TEGRA_PIN_ENABLE>;
216 };
217 conf_ck32 {
218 nvidia,pins = "ck32", "ddrc", "pmca", "pmcb",
219 "pmcc", "pmcd", "pmce", "xm2c", "xm2d";
220 nvidia,pull = <TEGRA_PIN_PULL_NONE>;
221 };
222 conf_crtp {
223 nvidia,pins = "crtp", "gmb", "slxa", "spih";
224 nvidia,pull = <TEGRA_PIN_PULL_UP>;
225 nvidia,tristate = <TEGRA_PIN_ENABLE>;
226 };
227 conf_dta {
228 nvidia,pins = "dta", "dtb", "dtc", "dtd";
229 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
230 nvidia,tristate = <TEGRA_PIN_DISABLE>;
231 };
232 conf_dte {
233 nvidia,pins = "dte", "spif";
234 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
235 nvidia,tristate = <TEGRA_PIN_ENABLE>;
236 };
237 conf_hdint {
238 nvidia,pins = "hdint", "lcsn", "ldc", "lm1",
239 "lpw1", "lsck", "lsda", "lsdi", "lvp0";
240 nvidia,tristate = <TEGRA_PIN_ENABLE>;
241 };
242 conf_kbca {
243 nvidia,pins = "kbca", "kbcb", "kbcc", "kbcd",
244 "kbce", "kbcf", "sdio1", "uaa", "uab";
245 nvidia,pull = <TEGRA_PIN_PULL_UP>;
246 nvidia,tristate = <TEGRA_PIN_DISABLE>;
247 };
248 conf_lc {
249 nvidia,pins = "lc", "ls";
250 nvidia,pull = <TEGRA_PIN_PULL_UP>;
251 };
252 conf_ld0 {
253 nvidia,pins = "ld0", "ld1", "ld2", "ld3", "ld4",
254 "ld5", "ld6", "ld7", "ld8", "ld9",
255 "ld10", "ld11", "ld12", "ld13", "ld14",
256 "ld15", "ld16", "ld17", "ldi", "lhp0",
257 "lhp1", "lhp2", "lhs", "lm0", "lpp",
258 "lpw0", "lpw2", "lsc0", "lsc1", "lspi",
259 "lvp1", "lvs", "pmc", "sdb";
260 nvidia,tristate = <TEGRA_PIN_DISABLE>;
261 };
262 conf_ld17_0 {
263 nvidia,pins = "ld17_0", "ld19_18", "ld21_20",
264 "ld23_22";
265 nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
266 };
267 drive_sdio1 {
268 nvidia,pins = "drive_sdio1";
269 nvidia,high-speed-mode = <TEGRA_PIN_DISABLE>;
270 nvidia,schmitt = <TEGRA_PIN_ENABLE>;
271 nvidia,low-power-mode = <TEGRA_PIN_LP_DRIVE_DIV_1>;
272 nvidia,pull-down-strength = <31>;
273 nvidia,pull-up-strength = <31>;
274 nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_SLOWEST>;
275 nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_SLOWEST>;
276 };
277 };
278
279 state_i2cmux_ddc: pinmux_i2cmux_ddc {
280 ddc {
281 nvidia,pins = "ddc";
282 nvidia,function = "i2c2";
283 };
284 pta {
285 nvidia,pins = "pta";
286 nvidia,function = "rsvd4";
287 };
288 };
289
290 state_i2cmux_pta: pinmux_i2cmux_pta {
291 ddc {
292 nvidia,pins = "ddc";
293 nvidia,function = "rsvd4";
294 };
295 pta {
296 nvidia,pins = "pta";
297 nvidia,function = "i2c2";
298 };
299 };
300
301 state_i2cmux_idle: pinmux_i2cmux_idle {
302 ddc {
303 nvidia,pins = "ddc";
304 nvidia,function = "rsvd4";
305 };
306 pta {
307 nvidia,pins = "pta";
308 nvidia,function = "rsvd4";
309 };
310 };
311 };
312
313 i2s@70002800 {
314 status = "okay";
315 };
316
317 serial@70006300 {
318 status = "okay";
319 };
320
321 pwm: pwm@7000a000 {
322 status = "okay";
323 };
324
325 i2c@7000c000 {
326 status = "okay";
327 clock-frequency = <400000>;
328
329 wm8903: wm8903@1a {
330 compatible = "wlf,wm8903";
331 reg = <0x1a>;
332 interrupt-parent = <&gpio>;
333 interrupts = <TEGRA_GPIO(X, 3) IRQ_TYPE_LEVEL_HIGH>;
334
335 gpio-controller;
336 #gpio-cells = <2>;
337
338 micdet-cfg = <0>;
339 micdet-delay = <100>;
340 gpio-cfg = <0xffffffff 0xffffffff 0 0xffffffff 0xffffffff>;
341 };
342
343 /* ALS and proximity sensor */
344 isl29018@44 {
345 compatible = "isil,isl29018";
346 reg = <0x44>;
347 interrupt-parent = <&gpio>;
348 interrupts = <TEGRA_GPIO(Z, 2) IRQ_TYPE_LEVEL_HIGH>;
349 };
350 };
351
352 i2c@7000c400 {
353 status = "okay";
354 clock-frequency = <100000>;
355 };
356
357 i2cmux {
358 compatible = "i2c-mux-pinctrl";
359 #address-cells = <1>;
360 #size-cells = <0>;
361
362 i2c-parent = <&{/i2c@7000c400}>;
363
364 pinctrl-names = "ddc", "pta", "idle";
365 pinctrl-0 = <&state_i2cmux_ddc>;
366 pinctrl-1 = <&state_i2cmux_pta>;
367 pinctrl-2 = <&state_i2cmux_idle>;
368
369 hdmi_ddc: i2c@0 {
370 reg = <0>;
371 #address-cells = <1>;
372 #size-cells = <0>;
373 };
374
375 lvds_ddc: i2c@1 {
376 reg = <1>;
377 #address-cells = <1>;
378 #size-cells = <0>;
379 };
380 };
381
382 i2c@7000c500 {
383 status = "okay";
384 clock-frequency = <400000>;
385 };
386
387 i2c@7000d000 {
388 status = "okay";
389 clock-frequency = <400000>;
390
391 pmic: tps6586x@34 {
392 compatible = "ti,tps6586x";
393 reg = <0x34>;
394 interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
395
396 ti,system-power-controller;
397
398 #gpio-cells = <2>;
399 gpio-controller;
400
401 sys-supply = <&vdd_5v0_reg>;
402 vin-sm0-supply = <&sys_reg>;
403 vin-sm1-supply = <&sys_reg>;
404 vin-sm2-supply = <&sys_reg>;
405 vinldo01-supply = <&sm2_reg>;
406 vinldo23-supply = <&sm2_reg>;
407 vinldo4-supply = <&sm2_reg>;
408 vinldo678-supply = <&sm2_reg>;
409 vinldo9-supply = <&sm2_reg>;
410
411 regulators {
412 sys_reg: sys {
413 regulator-name = "vdd_sys";
414 regulator-always-on;
415 };
416
417 sm0 {
418 regulator-name = "vdd_sm0,vdd_core";
419 regulator-min-microvolt = <1200000>;
420 regulator-max-microvolt = <1200000>;
421 regulator-always-on;
422 };
423
424 sm1 {
425 regulator-name = "vdd_sm1,vdd_cpu";
426 regulator-min-microvolt = <1000000>;
427 regulator-max-microvolt = <1000000>;
428 regulator-always-on;
429 };
430
431 sm2_reg: sm2 {
432 regulator-name = "vdd_sm2,vin_ldo*";
433 regulator-min-microvolt = <3700000>;
434 regulator-max-microvolt = <3700000>;
435 regulator-always-on;
436 };
437
438 /* LDO0 is not connected to anything */
439
440 ldo1 {
441 regulator-name = "vdd_ldo1,avdd_pll*";
442 regulator-min-microvolt = <1100000>;
443 regulator-max-microvolt = <1100000>;
444 regulator-always-on;
445 };
446
447 ldo2 {
448 regulator-name = "vdd_ldo2,vdd_rtc";
449 regulator-min-microvolt = <1200000>;
450 regulator-max-microvolt = <1200000>;
451 };
452
453 ldo3 {
454 regulator-name = "vdd_ldo3,avdd_usb*";
455 regulator-min-microvolt = <3300000>;
456 regulator-max-microvolt = <3300000>;
457 regulator-always-on;
458 };
459
460 ldo4 {
461 regulator-name = "vdd_ldo4,avdd_osc,vddio_sys";
462 regulator-min-microvolt = <1800000>;
463 regulator-max-microvolt = <1800000>;
464 regulator-always-on;
465 };
466
467 ldo5 {
468 regulator-name = "vdd_ldo5,vcore_mmc";
469 regulator-min-microvolt = <2850000>;
470 regulator-max-microvolt = <2850000>;
471 regulator-always-on;
472 };
473
474 ldo6 {
475 regulator-name = "vdd_ldo6,avdd_vdac";
476 regulator-min-microvolt = <1800000>;
477 regulator-max-microvolt = <1800000>;
478 };
479
480 hdmi_vdd_reg: ldo7 {
481 regulator-name = "vdd_ldo7,avdd_hdmi,vdd_fuse";
482 regulator-min-microvolt = <3300000>;
483 regulator-max-microvolt = <3300000>;
484 };
485
486 hdmi_pll_reg: ldo8 {
487 regulator-name = "vdd_ldo8,avdd_hdmi_pll";
488 regulator-min-microvolt = <1800000>;
489 regulator-max-microvolt = <1800000>;
490 };
491
492 ldo9 {
493 regulator-name = "vdd_ldo9,avdd_2v85,vdd_ddr_rx";
494 regulator-min-microvolt = <2850000>;
495 regulator-max-microvolt = <2850000>;
496 regulator-always-on;
497 };
498
499 ldo_rtc {
500 regulator-name = "vdd_rtc_out,vdd_cell";
501 regulator-min-microvolt = <3300000>;
502 regulator-max-microvolt = <3300000>;
503 regulator-always-on;
504 };
505 };
506 };
507
508 temperature-sensor@4c {
509 compatible = "onnn,nct1008";
510 reg = <0x4c>;
511 };
512 };
513
514 pmc@7000e400 {
515 nvidia,invert-interrupt;
516 nvidia,suspend-mode = <1>;
517 nvidia,cpu-pwr-good-time = <2000>;
518 nvidia,cpu-pwr-off-time = <100>;
519 nvidia,core-pwr-good-time = <3845 3845>;
520 nvidia,core-pwr-off-time = <458>;
521 nvidia,sys-clock-req-active-high;
522 };
523
524 usb@c5000000 {
525 status = "okay";
526 };
527
528 usb-phy@c5000000 {
529 status = "okay";
530 };
531
532 usb@c5004000 {
533 status = "okay";
534 nvidia,phy-reset-gpio = <&gpio TEGRA_GPIO(V, 1)
535 GPIO_ACTIVE_LOW>;
536 };
537
538 usb-phy@c5004000 {
539 status = "okay";
540 nvidia,phy-reset-gpio = <&gpio TEGRA_GPIO(V, 1)
541 GPIO_ACTIVE_LOW>;
542 };
543
544 usb@c5008000 {
545 status = "okay";
546 };
547
548 usb-phy@c5008000 {
549 status = "okay";
550 };
551
552 sdhci@c8000000 {
553 status = "okay";
554 power-gpios = <&gpio TEGRA_GPIO(K, 6) GPIO_ACTIVE_HIGH>;
555 bus-width = <4>;
556 keep-power-in-suspend;
557 };
558
559 sdhci@c8000400 {
560 status = "okay";
561 cd-gpios = <&gpio TEGRA_GPIO(I, 5) GPIO_ACTIVE_LOW>;
562 wp-gpios = <&gpio TEGRA_GPIO(H, 1) GPIO_ACTIVE_HIGH>;
563 power-gpios = <&gpio TEGRA_GPIO(I, 6) GPIO_ACTIVE_HIGH>;
564 bus-width = <4>;
565 };
566
567 sdhci@c8000600 {
568 status = "okay";
569 bus-width = <8>;
570 non-removable;
571 };
572
573 backlight: backlight {
574 compatible = "pwm-backlight";
575
576 enable-gpios = <&gpio TEGRA_GPIO(D, 4) GPIO_ACTIVE_HIGH>;
577 power-supply = <&vdd_bl_reg>;
578 pwms = <&pwm 2 5000000>;
579
580 brightness-levels = <0 4 8 16 32 64 128 255>;
581 default-brightness-level = <6>;
582 };
583
584 clocks {
585 compatible = "simple-bus";
586 #address-cells = <1>;
587 #size-cells = <0>;
588
589 clk32k_in: clock@0 {
590 compatible = "fixed-clock";
591 reg=<0>;
592 #clock-cells = <0>;
593 clock-frequency = <32768>;
594 };
595 };
596
597 gpio-keys {
598 compatible = "gpio-keys";
599
600 power {
601 label = "Power";
602 gpios = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_LOW>;
603 linux,code = <KEY_POWER>;
604 gpio-key,wakeup;
605 };
606 };
607
608 panel: panel {
609 compatible = "chunghwa,claa101wa01a", "simple-panel";
610
611 power-supply = <&vdd_pnl_reg>;
612 enable-gpios = <&gpio TEGRA_GPIO(B, 2) GPIO_ACTIVE_HIGH>;
613
614 backlight = <&backlight>;
615 ddc-i2c-bus = <&lvds_ddc>;
616 };
617
618 regulators {
619 compatible = "simple-bus";
620 #address-cells = <1>;
621 #size-cells = <0>;
622
623 vdd_5v0_reg: regulator@0 {
624 compatible = "regulator-fixed";
625 reg = <0>;
626 regulator-name = "vdd_5v0";
627 regulator-min-microvolt = <5000000>;
628 regulator-max-microvolt = <5000000>;
629 regulator-always-on;
630 };
631
632 regulator@1 {
633 compatible = "regulator-fixed";
634 reg = <1>;
635 regulator-name = "vdd_1v5";
636 regulator-min-microvolt = <1500000>;
637 regulator-max-microvolt = <1500000>;
638 gpio = <&pmic 0 GPIO_ACTIVE_HIGH>;
639 };
640
641 regulator@2 {
642 compatible = "regulator-fixed";
643 reg = <2>;
644 regulator-name = "vdd_1v2";
645 regulator-min-microvolt = <1200000>;
646 regulator-max-microvolt = <1200000>;
647 gpio = <&pmic 1 GPIO_ACTIVE_HIGH>;
648 enable-active-high;
649 };
650
651 vdd_pnl_reg: regulator@3 {
652 compatible = "regulator-fixed";
653 reg = <3>;
654 regulator-name = "vdd_pnl";
655 regulator-min-microvolt = <2800000>;
656 regulator-max-microvolt = <2800000>;
657 gpio = <&gpio TEGRA_GPIO(C, 6) GPIO_ACTIVE_HIGH>;
658 enable-active-high;
659 };
660
661 vdd_bl_reg: regulator@4 {
662 compatible = "regulator-fixed";
663 reg = <4>;
664 regulator-name = "vdd_bl";
665 regulator-min-microvolt = <2800000>;
666 regulator-max-microvolt = <2800000>;
667 gpio = <&gpio TEGRA_GPIO(W, 0) GPIO_ACTIVE_HIGH>;
668 enable-active-high;
669 };
670 };
671
672 sound {
673 compatible = "nvidia,tegra-audio-wm8903-ventana",
674 "nvidia,tegra-audio-wm8903";
675 nvidia,model = "NVIDIA Tegra Ventana";
676
677 nvidia,audio-routing =
678 "Headphone Jack", "HPOUTR",
679 "Headphone Jack", "HPOUTL",
680 "Int Spk", "ROP",
681 "Int Spk", "RON",
682 "Int Spk", "LOP",
683 "Int Spk", "LON",
684 "Mic Jack", "MICBIAS",
685 "IN1L", "Mic Jack";
686
687 nvidia,i2s-controller = <&tegra_i2s1>;
688 nvidia,audio-codec = <&wm8903>;
689
690 nvidia,spkr-en-gpios = <&wm8903 2 GPIO_ACTIVE_HIGH>;
691 nvidia,hp-det-gpios = <&gpio TEGRA_GPIO(W, 2) GPIO_ACTIVE_HIGH>;
692 nvidia,int-mic-en-gpios = <&gpio TEGRA_GPIO(X, 0)
693 GPIO_ACTIVE_HIGH>;
694 nvidia,ext-mic-en-gpios = <&gpio TEGRA_GPIO(X, 1)
695 GPIO_ACTIVE_HIGH>;
696
697 clocks = <&tegra_car TEGRA20_CLK_PLL_A>,
698 <&tegra_car TEGRA20_CLK_PLL_A_OUT0>,
699 <&tegra_car TEGRA20_CLK_CDEV1>;
700 clock-names = "pll_a", "pll_a_out0", "mclk";
701 };
702};