Loading...
1// SPDX-License-Identifier: GPL-2.0-only
2#include <linux/device.h>
3#include <linux/cpu.h>
4#include <linux/smp.h>
5#include <linux/percpu.h>
6#include <linux/init.h>
7#include <linux/sched.h>
8#include <linux/export.h>
9#include <linux/nodemask.h>
10#include <linux/cpumask.h>
11#include <linux/notifier.h>
12
13#include <asm/current.h>
14#include <asm/processor.h>
15#include <asm/cputable.h>
16#include <asm/hvcall.h>
17#include <asm/prom.h>
18#include <asm/machdep.h>
19#include <asm/smp.h>
20#include <asm/pmc.h>
21#include <asm/firmware.h>
22#include <asm/idle.h>
23#include <asm/svm.h>
24
25#include "cacheinfo.h"
26#include "setup.h"
27
28#ifdef CONFIG_PPC64
29#include <asm/paca.h>
30#include <asm/lppaca.h>
31#endif
32
33static DEFINE_PER_CPU(struct cpu, cpu_devices);
34
35#ifdef CONFIG_PPC64
36
37/*
38 * Snooze delay has not been hooked up since 3fa8cad82b94 ("powerpc/pseries/cpuidle:
39 * smt-snooze-delay cleanup.") and has been broken even longer. As was foretold in
40 * 2014:
41 *
42 * "ppc64_util currently utilises it. Once we fix ppc64_util, propose to clean
43 * up the kernel code."
44 *
45 * powerpc-utils stopped using it as of 1.3.8. At some point in the future this
46 * code should be removed.
47 */
48
49static ssize_t store_smt_snooze_delay(struct device *dev,
50 struct device_attribute *attr,
51 const char *buf,
52 size_t count)
53{
54 pr_warn_once("%s (%d) stored to unsupported smt_snooze_delay, which has no effect.\n",
55 current->comm, current->pid);
56 return count;
57}
58
59static ssize_t show_smt_snooze_delay(struct device *dev,
60 struct device_attribute *attr,
61 char *buf)
62{
63 pr_warn_once("%s (%d) read from unsupported smt_snooze_delay\n",
64 current->comm, current->pid);
65 return sprintf(buf, "100\n");
66}
67
68static DEVICE_ATTR(smt_snooze_delay, 0644, show_smt_snooze_delay,
69 store_smt_snooze_delay);
70
71static int __init setup_smt_snooze_delay(char *str)
72{
73 if (!cpu_has_feature(CPU_FTR_SMT))
74 return 1;
75
76 pr_warn("smt-snooze-delay command line option has no effect\n");
77 return 1;
78}
79__setup("smt-snooze-delay=", setup_smt_snooze_delay);
80
81#endif /* CONFIG_PPC64 */
82
83#define __SYSFS_SPRSETUP_READ_WRITE(NAME, ADDRESS, EXTRA) \
84static void read_##NAME(void *val) \
85{ \
86 *(unsigned long *)val = mfspr(ADDRESS); \
87} \
88static void write_##NAME(void *val) \
89{ \
90 EXTRA; \
91 mtspr(ADDRESS, *(unsigned long *)val); \
92}
93
94#define __SYSFS_SPRSETUP_SHOW_STORE(NAME) \
95static ssize_t show_##NAME(struct device *dev, \
96 struct device_attribute *attr, \
97 char *buf) \
98{ \
99 struct cpu *cpu = container_of(dev, struct cpu, dev); \
100 unsigned long val; \
101 smp_call_function_single(cpu->dev.id, read_##NAME, &val, 1); \
102 return sprintf(buf, "%lx\n", val); \
103} \
104static ssize_t __used \
105 store_##NAME(struct device *dev, struct device_attribute *attr, \
106 const char *buf, size_t count) \
107{ \
108 struct cpu *cpu = container_of(dev, struct cpu, dev); \
109 unsigned long val; \
110 int ret = sscanf(buf, "%lx", &val); \
111 if (ret != 1) \
112 return -EINVAL; \
113 smp_call_function_single(cpu->dev.id, write_##NAME, &val, 1); \
114 return count; \
115}
116
117#define SYSFS_PMCSETUP(NAME, ADDRESS) \
118 __SYSFS_SPRSETUP_READ_WRITE(NAME, ADDRESS, ppc_enable_pmcs()) \
119 __SYSFS_SPRSETUP_SHOW_STORE(NAME)
120#define SYSFS_SPRSETUP(NAME, ADDRESS) \
121 __SYSFS_SPRSETUP_READ_WRITE(NAME, ADDRESS, ) \
122 __SYSFS_SPRSETUP_SHOW_STORE(NAME)
123
124#define SYSFS_SPRSETUP_SHOW_STORE(NAME) \
125 __SYSFS_SPRSETUP_SHOW_STORE(NAME)
126
127#ifdef CONFIG_PPC64
128
129/*
130 * This is the system wide DSCR register default value. Any
131 * change to this default value through the sysfs interface
132 * will update all per cpu DSCR default values across the
133 * system stored in their respective PACA structures.
134 */
135static unsigned long dscr_default;
136
137/**
138 * read_dscr() - Fetch the cpu specific DSCR default
139 * @val: Returned cpu specific DSCR default value
140 *
141 * This function returns the per cpu DSCR default value
142 * for any cpu which is contained in it's PACA structure.
143 */
144static void read_dscr(void *val)
145{
146 *(unsigned long *)val = get_paca()->dscr_default;
147}
148
149
150/**
151 * write_dscr() - Update the cpu specific DSCR default
152 * @val: New cpu specific DSCR default value to update
153 *
154 * This function updates the per cpu DSCR default value
155 * for any cpu which is contained in it's PACA structure.
156 */
157static void write_dscr(void *val)
158{
159 get_paca()->dscr_default = *(unsigned long *)val;
160 if (!current->thread.dscr_inherit) {
161 current->thread.dscr = *(unsigned long *)val;
162 mtspr(SPRN_DSCR, *(unsigned long *)val);
163 }
164}
165
166SYSFS_SPRSETUP_SHOW_STORE(dscr);
167static DEVICE_ATTR(dscr, 0600, show_dscr, store_dscr);
168
169static void add_write_permission_dev_attr(struct device_attribute *attr)
170{
171 attr->attr.mode |= 0200;
172}
173
174/**
175 * show_dscr_default() - Fetch the system wide DSCR default
176 * @dev: Device structure
177 * @attr: Device attribute structure
178 * @buf: Interface buffer
179 *
180 * This function returns the system wide DSCR default value.
181 */
182static ssize_t show_dscr_default(struct device *dev,
183 struct device_attribute *attr, char *buf)
184{
185 return sprintf(buf, "%lx\n", dscr_default);
186}
187
188/**
189 * store_dscr_default() - Update the system wide DSCR default
190 * @dev: Device structure
191 * @attr: Device attribute structure
192 * @buf: Interface buffer
193 * @count: Size of the update
194 *
195 * This function updates the system wide DSCR default value.
196 */
197static ssize_t __used store_dscr_default(struct device *dev,
198 struct device_attribute *attr, const char *buf,
199 size_t count)
200{
201 unsigned long val;
202 int ret = 0;
203
204 ret = sscanf(buf, "%lx", &val);
205 if (ret != 1)
206 return -EINVAL;
207 dscr_default = val;
208
209 on_each_cpu(write_dscr, &val, 1);
210
211 return count;
212}
213
214static DEVICE_ATTR(dscr_default, 0600,
215 show_dscr_default, store_dscr_default);
216
217static void sysfs_create_dscr_default(void)
218{
219 if (cpu_has_feature(CPU_FTR_DSCR)) {
220 int cpu;
221
222 dscr_default = spr_default_dscr;
223 for_each_possible_cpu(cpu)
224 paca_ptrs[cpu]->dscr_default = dscr_default;
225
226 device_create_file(cpu_subsys.dev_root, &dev_attr_dscr_default);
227 }
228}
229#endif /* CONFIG_PPC64 */
230
231#ifdef CONFIG_PPC_FSL_BOOK3E
232#define MAX_BIT 63
233
234static u64 pw20_wt;
235static u64 altivec_idle_wt;
236
237static unsigned int get_idle_ticks_bit(u64 ns)
238{
239 u64 cycle;
240
241 if (ns >= 10000)
242 cycle = div_u64(ns + 500, 1000) * tb_ticks_per_usec;
243 else
244 cycle = div_u64(ns * tb_ticks_per_usec, 1000);
245
246 if (!cycle)
247 return 0;
248
249 return ilog2(cycle);
250}
251
252static void do_show_pwrmgtcr0(void *val)
253{
254 u32 *value = val;
255
256 *value = mfspr(SPRN_PWRMGTCR0);
257}
258
259static ssize_t show_pw20_state(struct device *dev,
260 struct device_attribute *attr, char *buf)
261{
262 u32 value;
263 unsigned int cpu = dev->id;
264
265 smp_call_function_single(cpu, do_show_pwrmgtcr0, &value, 1);
266
267 value &= PWRMGTCR0_PW20_WAIT;
268
269 return sprintf(buf, "%u\n", value ? 1 : 0);
270}
271
272static void do_store_pw20_state(void *val)
273{
274 u32 *value = val;
275 u32 pw20_state;
276
277 pw20_state = mfspr(SPRN_PWRMGTCR0);
278
279 if (*value)
280 pw20_state |= PWRMGTCR0_PW20_WAIT;
281 else
282 pw20_state &= ~PWRMGTCR0_PW20_WAIT;
283
284 mtspr(SPRN_PWRMGTCR0, pw20_state);
285}
286
287static ssize_t store_pw20_state(struct device *dev,
288 struct device_attribute *attr,
289 const char *buf, size_t count)
290{
291 u32 value;
292 unsigned int cpu = dev->id;
293
294 if (kstrtou32(buf, 0, &value))
295 return -EINVAL;
296
297 if (value > 1)
298 return -EINVAL;
299
300 smp_call_function_single(cpu, do_store_pw20_state, &value, 1);
301
302 return count;
303}
304
305static ssize_t show_pw20_wait_time(struct device *dev,
306 struct device_attribute *attr, char *buf)
307{
308 u32 value;
309 u64 tb_cycle = 1;
310 u64 time;
311
312 unsigned int cpu = dev->id;
313
314 if (!pw20_wt) {
315 smp_call_function_single(cpu, do_show_pwrmgtcr0, &value, 1);
316 value = (value & PWRMGTCR0_PW20_ENT) >>
317 PWRMGTCR0_PW20_ENT_SHIFT;
318
319 tb_cycle = (tb_cycle << (MAX_BIT - value + 1));
320 /* convert ms to ns */
321 if (tb_ticks_per_usec > 1000) {
322 time = div_u64(tb_cycle, tb_ticks_per_usec / 1000);
323 } else {
324 u32 rem_us;
325
326 time = div_u64_rem(tb_cycle, tb_ticks_per_usec,
327 &rem_us);
328 time = time * 1000 + rem_us * 1000 / tb_ticks_per_usec;
329 }
330 } else {
331 time = pw20_wt;
332 }
333
334 return sprintf(buf, "%llu\n", time > 0 ? time : 0);
335}
336
337static void set_pw20_wait_entry_bit(void *val)
338{
339 u32 *value = val;
340 u32 pw20_idle;
341
342 pw20_idle = mfspr(SPRN_PWRMGTCR0);
343
344 /* Set Automatic PW20 Core Idle Count */
345 /* clear count */
346 pw20_idle &= ~PWRMGTCR0_PW20_ENT;
347
348 /* set count */
349 pw20_idle |= ((MAX_BIT - *value) << PWRMGTCR0_PW20_ENT_SHIFT);
350
351 mtspr(SPRN_PWRMGTCR0, pw20_idle);
352}
353
354static ssize_t store_pw20_wait_time(struct device *dev,
355 struct device_attribute *attr,
356 const char *buf, size_t count)
357{
358 u32 entry_bit;
359 u64 value;
360
361 unsigned int cpu = dev->id;
362
363 if (kstrtou64(buf, 0, &value))
364 return -EINVAL;
365
366 if (!value)
367 return -EINVAL;
368
369 entry_bit = get_idle_ticks_bit(value);
370 if (entry_bit > MAX_BIT)
371 return -EINVAL;
372
373 pw20_wt = value;
374
375 smp_call_function_single(cpu, set_pw20_wait_entry_bit,
376 &entry_bit, 1);
377
378 return count;
379}
380
381static ssize_t show_altivec_idle(struct device *dev,
382 struct device_attribute *attr, char *buf)
383{
384 u32 value;
385 unsigned int cpu = dev->id;
386
387 smp_call_function_single(cpu, do_show_pwrmgtcr0, &value, 1);
388
389 value &= PWRMGTCR0_AV_IDLE_PD_EN;
390
391 return sprintf(buf, "%u\n", value ? 1 : 0);
392}
393
394static void do_store_altivec_idle(void *val)
395{
396 u32 *value = val;
397 u32 altivec_idle;
398
399 altivec_idle = mfspr(SPRN_PWRMGTCR0);
400
401 if (*value)
402 altivec_idle |= PWRMGTCR0_AV_IDLE_PD_EN;
403 else
404 altivec_idle &= ~PWRMGTCR0_AV_IDLE_PD_EN;
405
406 mtspr(SPRN_PWRMGTCR0, altivec_idle);
407}
408
409static ssize_t store_altivec_idle(struct device *dev,
410 struct device_attribute *attr,
411 const char *buf, size_t count)
412{
413 u32 value;
414 unsigned int cpu = dev->id;
415
416 if (kstrtou32(buf, 0, &value))
417 return -EINVAL;
418
419 if (value > 1)
420 return -EINVAL;
421
422 smp_call_function_single(cpu, do_store_altivec_idle, &value, 1);
423
424 return count;
425}
426
427static ssize_t show_altivec_idle_wait_time(struct device *dev,
428 struct device_attribute *attr, char *buf)
429{
430 u32 value;
431 u64 tb_cycle = 1;
432 u64 time;
433
434 unsigned int cpu = dev->id;
435
436 if (!altivec_idle_wt) {
437 smp_call_function_single(cpu, do_show_pwrmgtcr0, &value, 1);
438 value = (value & PWRMGTCR0_AV_IDLE_CNT) >>
439 PWRMGTCR0_AV_IDLE_CNT_SHIFT;
440
441 tb_cycle = (tb_cycle << (MAX_BIT - value + 1));
442 /* convert ms to ns */
443 if (tb_ticks_per_usec > 1000) {
444 time = div_u64(tb_cycle, tb_ticks_per_usec / 1000);
445 } else {
446 u32 rem_us;
447
448 time = div_u64_rem(tb_cycle, tb_ticks_per_usec,
449 &rem_us);
450 time = time * 1000 + rem_us * 1000 / tb_ticks_per_usec;
451 }
452 } else {
453 time = altivec_idle_wt;
454 }
455
456 return sprintf(buf, "%llu\n", time > 0 ? time : 0);
457}
458
459static void set_altivec_idle_wait_entry_bit(void *val)
460{
461 u32 *value = val;
462 u32 altivec_idle;
463
464 altivec_idle = mfspr(SPRN_PWRMGTCR0);
465
466 /* Set Automatic AltiVec Idle Count */
467 /* clear count */
468 altivec_idle &= ~PWRMGTCR0_AV_IDLE_CNT;
469
470 /* set count */
471 altivec_idle |= ((MAX_BIT - *value) << PWRMGTCR0_AV_IDLE_CNT_SHIFT);
472
473 mtspr(SPRN_PWRMGTCR0, altivec_idle);
474}
475
476static ssize_t store_altivec_idle_wait_time(struct device *dev,
477 struct device_attribute *attr,
478 const char *buf, size_t count)
479{
480 u32 entry_bit;
481 u64 value;
482
483 unsigned int cpu = dev->id;
484
485 if (kstrtou64(buf, 0, &value))
486 return -EINVAL;
487
488 if (!value)
489 return -EINVAL;
490
491 entry_bit = get_idle_ticks_bit(value);
492 if (entry_bit > MAX_BIT)
493 return -EINVAL;
494
495 altivec_idle_wt = value;
496
497 smp_call_function_single(cpu, set_altivec_idle_wait_entry_bit,
498 &entry_bit, 1);
499
500 return count;
501}
502
503/*
504 * Enable/Disable interface:
505 * 0, disable. 1, enable.
506 */
507static DEVICE_ATTR(pw20_state, 0600, show_pw20_state, store_pw20_state);
508static DEVICE_ATTR(altivec_idle, 0600, show_altivec_idle, store_altivec_idle);
509
510/*
511 * Set wait time interface:(Nanosecond)
512 * Example: Base on TBfreq is 41MHZ.
513 * 1~48(ns): TB[63]
514 * 49~97(ns): TB[62]
515 * 98~195(ns): TB[61]
516 * 196~390(ns): TB[60]
517 * 391~780(ns): TB[59]
518 * 781~1560(ns): TB[58]
519 * ...
520 */
521static DEVICE_ATTR(pw20_wait_time, 0600,
522 show_pw20_wait_time,
523 store_pw20_wait_time);
524static DEVICE_ATTR(altivec_idle_wait_time, 0600,
525 show_altivec_idle_wait_time,
526 store_altivec_idle_wait_time);
527#endif
528
529/*
530 * Enabling PMCs will slow partition context switch times so we only do
531 * it the first time we write to the PMCs.
532 */
533
534static DEFINE_PER_CPU(char, pmcs_enabled);
535
536void ppc_enable_pmcs(void)
537{
538 ppc_set_pmu_inuse(1);
539
540 /* Only need to enable them once */
541 if (__this_cpu_read(pmcs_enabled))
542 return;
543
544 __this_cpu_write(pmcs_enabled, 1);
545
546 if (ppc_md.enable_pmcs)
547 ppc_md.enable_pmcs();
548}
549EXPORT_SYMBOL(ppc_enable_pmcs);
550
551
552
553/* Let's define all possible registers, we'll only hook up the ones
554 * that are implemented on the current processor
555 */
556
557#ifdef CONFIG_PMU_SYSFS
558#if defined(CONFIG_PPC64) || defined(CONFIG_PPC_BOOK3S_32)
559#define HAS_PPC_PMC_CLASSIC 1
560#define HAS_PPC_PMC_IBM 1
561#endif
562
563#ifdef CONFIG_PPC64
564#define HAS_PPC_PMC_PA6T 1
565#define HAS_PPC_PMC56 1
566#endif
567
568#ifdef CONFIG_PPC_BOOK3S_32
569#define HAS_PPC_PMC_G4 1
570#endif
571#endif /* CONFIG_PMU_SYSFS */
572
573#if defined(CONFIG_PPC64) && defined(CONFIG_DEBUG_MISC)
574#define HAS_PPC_PA6T
575#endif
576/*
577 * SPRs which are not related to PMU.
578 */
579#ifdef CONFIG_PPC64
580SYSFS_SPRSETUP(purr, SPRN_PURR);
581SYSFS_SPRSETUP(spurr, SPRN_SPURR);
582SYSFS_SPRSETUP(pir, SPRN_PIR);
583SYSFS_SPRSETUP(tscr, SPRN_TSCR);
584
585/*
586 Lets only enable read for phyp resources and
587 enable write when needed with a separate function.
588 Lets be conservative and default to pseries.
589*/
590static DEVICE_ATTR(spurr, 0400, show_spurr, NULL);
591static DEVICE_ATTR(purr, 0400, show_purr, store_purr);
592static DEVICE_ATTR(pir, 0400, show_pir, NULL);
593static DEVICE_ATTR(tscr, 0600, show_tscr, store_tscr);
594#endif /* CONFIG_PPC64 */
595
596#ifdef HAS_PPC_PMC_CLASSIC
597SYSFS_PMCSETUP(mmcr0, SPRN_MMCR0);
598SYSFS_PMCSETUP(mmcr1, SPRN_MMCR1);
599SYSFS_PMCSETUP(pmc1, SPRN_PMC1);
600SYSFS_PMCSETUP(pmc2, SPRN_PMC2);
601SYSFS_PMCSETUP(pmc3, SPRN_PMC3);
602SYSFS_PMCSETUP(pmc4, SPRN_PMC4);
603SYSFS_PMCSETUP(pmc5, SPRN_PMC5);
604SYSFS_PMCSETUP(pmc6, SPRN_PMC6);
605#endif
606
607#ifdef HAS_PPC_PMC_G4
608SYSFS_PMCSETUP(mmcr2, SPRN_MMCR2);
609#endif
610
611#ifdef HAS_PPC_PMC56
612SYSFS_PMCSETUP(pmc7, SPRN_PMC7);
613SYSFS_PMCSETUP(pmc8, SPRN_PMC8);
614
615SYSFS_PMCSETUP(mmcra, SPRN_MMCRA);
616SYSFS_PMCSETUP(mmcr3, SPRN_MMCR3);
617
618static DEVICE_ATTR(mmcra, 0600, show_mmcra, store_mmcra);
619static DEVICE_ATTR(mmcr3, 0600, show_mmcr3, store_mmcr3);
620#endif /* HAS_PPC_PMC56 */
621
622
623
624
625#ifdef HAS_PPC_PMC_PA6T
626SYSFS_PMCSETUP(pa6t_pmc0, SPRN_PA6T_PMC0);
627SYSFS_PMCSETUP(pa6t_pmc1, SPRN_PA6T_PMC1);
628SYSFS_PMCSETUP(pa6t_pmc2, SPRN_PA6T_PMC2);
629SYSFS_PMCSETUP(pa6t_pmc3, SPRN_PA6T_PMC3);
630SYSFS_PMCSETUP(pa6t_pmc4, SPRN_PA6T_PMC4);
631SYSFS_PMCSETUP(pa6t_pmc5, SPRN_PA6T_PMC5);
632#endif
633
634#ifdef HAS_PPC_PA6T
635SYSFS_SPRSETUP(hid0, SPRN_HID0);
636SYSFS_SPRSETUP(hid1, SPRN_HID1);
637SYSFS_SPRSETUP(hid4, SPRN_HID4);
638SYSFS_SPRSETUP(hid5, SPRN_HID5);
639SYSFS_SPRSETUP(ima0, SPRN_PA6T_IMA0);
640SYSFS_SPRSETUP(ima1, SPRN_PA6T_IMA1);
641SYSFS_SPRSETUP(ima2, SPRN_PA6T_IMA2);
642SYSFS_SPRSETUP(ima3, SPRN_PA6T_IMA3);
643SYSFS_SPRSETUP(ima4, SPRN_PA6T_IMA4);
644SYSFS_SPRSETUP(ima5, SPRN_PA6T_IMA5);
645SYSFS_SPRSETUP(ima6, SPRN_PA6T_IMA6);
646SYSFS_SPRSETUP(ima7, SPRN_PA6T_IMA7);
647SYSFS_SPRSETUP(ima8, SPRN_PA6T_IMA8);
648SYSFS_SPRSETUP(ima9, SPRN_PA6T_IMA9);
649SYSFS_SPRSETUP(imaat, SPRN_PA6T_IMAAT);
650SYSFS_SPRSETUP(btcr, SPRN_PA6T_BTCR);
651SYSFS_SPRSETUP(pccr, SPRN_PA6T_PCCR);
652SYSFS_SPRSETUP(rpccr, SPRN_PA6T_RPCCR);
653SYSFS_SPRSETUP(der, SPRN_PA6T_DER);
654SYSFS_SPRSETUP(mer, SPRN_PA6T_MER);
655SYSFS_SPRSETUP(ber, SPRN_PA6T_BER);
656SYSFS_SPRSETUP(ier, SPRN_PA6T_IER);
657SYSFS_SPRSETUP(sier, SPRN_PA6T_SIER);
658SYSFS_SPRSETUP(siar, SPRN_PA6T_SIAR);
659SYSFS_SPRSETUP(tsr0, SPRN_PA6T_TSR0);
660SYSFS_SPRSETUP(tsr1, SPRN_PA6T_TSR1);
661SYSFS_SPRSETUP(tsr2, SPRN_PA6T_TSR2);
662SYSFS_SPRSETUP(tsr3, SPRN_PA6T_TSR3);
663#endif /* HAS_PPC_PA6T */
664
665#ifdef HAS_PPC_PMC_IBM
666static struct device_attribute ibm_common_attrs[] = {
667 __ATTR(mmcr0, 0600, show_mmcr0, store_mmcr0),
668 __ATTR(mmcr1, 0600, show_mmcr1, store_mmcr1),
669};
670#endif /* HAS_PPC_PMC_IBM */
671
672#ifdef HAS_PPC_PMC_G4
673static struct device_attribute g4_common_attrs[] = {
674 __ATTR(mmcr0, 0600, show_mmcr0, store_mmcr0),
675 __ATTR(mmcr1, 0600, show_mmcr1, store_mmcr1),
676 __ATTR(mmcr2, 0600, show_mmcr2, store_mmcr2),
677};
678#endif /* HAS_PPC_PMC_G4 */
679
680#ifdef HAS_PPC_PMC_CLASSIC
681static struct device_attribute classic_pmc_attrs[] = {
682 __ATTR(pmc1, 0600, show_pmc1, store_pmc1),
683 __ATTR(pmc2, 0600, show_pmc2, store_pmc2),
684 __ATTR(pmc3, 0600, show_pmc3, store_pmc3),
685 __ATTR(pmc4, 0600, show_pmc4, store_pmc4),
686 __ATTR(pmc5, 0600, show_pmc5, store_pmc5),
687 __ATTR(pmc6, 0600, show_pmc6, store_pmc6),
688#ifdef HAS_PPC_PMC56
689 __ATTR(pmc7, 0600, show_pmc7, store_pmc7),
690 __ATTR(pmc8, 0600, show_pmc8, store_pmc8),
691#endif
692};
693#endif
694
695#if defined(HAS_PPC_PMC_PA6T) || defined(HAS_PPC_PA6T)
696static struct device_attribute pa6t_attrs[] = {
697#ifdef HAS_PPC_PMC_PA6T
698 __ATTR(mmcr0, 0600, show_mmcr0, store_mmcr0),
699 __ATTR(mmcr1, 0600, show_mmcr1, store_mmcr1),
700 __ATTR(pmc0, 0600, show_pa6t_pmc0, store_pa6t_pmc0),
701 __ATTR(pmc1, 0600, show_pa6t_pmc1, store_pa6t_pmc1),
702 __ATTR(pmc2, 0600, show_pa6t_pmc2, store_pa6t_pmc2),
703 __ATTR(pmc3, 0600, show_pa6t_pmc3, store_pa6t_pmc3),
704 __ATTR(pmc4, 0600, show_pa6t_pmc4, store_pa6t_pmc4),
705 __ATTR(pmc5, 0600, show_pa6t_pmc5, store_pa6t_pmc5),
706#endif
707#ifdef HAS_PPC_PA6T
708 __ATTR(hid0, 0600, show_hid0, store_hid0),
709 __ATTR(hid1, 0600, show_hid1, store_hid1),
710 __ATTR(hid4, 0600, show_hid4, store_hid4),
711 __ATTR(hid5, 0600, show_hid5, store_hid5),
712 __ATTR(ima0, 0600, show_ima0, store_ima0),
713 __ATTR(ima1, 0600, show_ima1, store_ima1),
714 __ATTR(ima2, 0600, show_ima2, store_ima2),
715 __ATTR(ima3, 0600, show_ima3, store_ima3),
716 __ATTR(ima4, 0600, show_ima4, store_ima4),
717 __ATTR(ima5, 0600, show_ima5, store_ima5),
718 __ATTR(ima6, 0600, show_ima6, store_ima6),
719 __ATTR(ima7, 0600, show_ima7, store_ima7),
720 __ATTR(ima8, 0600, show_ima8, store_ima8),
721 __ATTR(ima9, 0600, show_ima9, store_ima9),
722 __ATTR(imaat, 0600, show_imaat, store_imaat),
723 __ATTR(btcr, 0600, show_btcr, store_btcr),
724 __ATTR(pccr, 0600, show_pccr, store_pccr),
725 __ATTR(rpccr, 0600, show_rpccr, store_rpccr),
726 __ATTR(der, 0600, show_der, store_der),
727 __ATTR(mer, 0600, show_mer, store_mer),
728 __ATTR(ber, 0600, show_ber, store_ber),
729 __ATTR(ier, 0600, show_ier, store_ier),
730 __ATTR(sier, 0600, show_sier, store_sier),
731 __ATTR(siar, 0600, show_siar, store_siar),
732 __ATTR(tsr0, 0600, show_tsr0, store_tsr0),
733 __ATTR(tsr1, 0600, show_tsr1, store_tsr1),
734 __ATTR(tsr2, 0600, show_tsr2, store_tsr2),
735 __ATTR(tsr3, 0600, show_tsr3, store_tsr3),
736#endif /* HAS_PPC_PA6T */
737};
738#endif
739
740#ifdef CONFIG_PPC_SVM
741static ssize_t show_svm(struct device *dev, struct device_attribute *attr, char *buf)
742{
743 return sprintf(buf, "%u\n", is_secure_guest());
744}
745static DEVICE_ATTR(svm, 0444, show_svm, NULL);
746
747static void create_svm_file(void)
748{
749 device_create_file(cpu_subsys.dev_root, &dev_attr_svm);
750}
751#else
752static void create_svm_file(void)
753{
754}
755#endif /* CONFIG_PPC_SVM */
756
757#ifdef CONFIG_PPC_PSERIES
758static void read_idle_purr(void *val)
759{
760 u64 *ret = val;
761
762 *ret = read_this_idle_purr();
763}
764
765static ssize_t idle_purr_show(struct device *dev,
766 struct device_attribute *attr, char *buf)
767{
768 struct cpu *cpu = container_of(dev, struct cpu, dev);
769 u64 val;
770
771 smp_call_function_single(cpu->dev.id, read_idle_purr, &val, 1);
772 return sprintf(buf, "%llx\n", val);
773}
774static DEVICE_ATTR(idle_purr, 0400, idle_purr_show, NULL);
775
776static void create_idle_purr_file(struct device *s)
777{
778 if (firmware_has_feature(FW_FEATURE_LPAR))
779 device_create_file(s, &dev_attr_idle_purr);
780}
781
782static void remove_idle_purr_file(struct device *s)
783{
784 if (firmware_has_feature(FW_FEATURE_LPAR))
785 device_remove_file(s, &dev_attr_idle_purr);
786}
787
788static void read_idle_spurr(void *val)
789{
790 u64 *ret = val;
791
792 *ret = read_this_idle_spurr();
793}
794
795static ssize_t idle_spurr_show(struct device *dev,
796 struct device_attribute *attr, char *buf)
797{
798 struct cpu *cpu = container_of(dev, struct cpu, dev);
799 u64 val;
800
801 smp_call_function_single(cpu->dev.id, read_idle_spurr, &val, 1);
802 return sprintf(buf, "%llx\n", val);
803}
804static DEVICE_ATTR(idle_spurr, 0400, idle_spurr_show, NULL);
805
806static void create_idle_spurr_file(struct device *s)
807{
808 if (firmware_has_feature(FW_FEATURE_LPAR))
809 device_create_file(s, &dev_attr_idle_spurr);
810}
811
812static void remove_idle_spurr_file(struct device *s)
813{
814 if (firmware_has_feature(FW_FEATURE_LPAR))
815 device_remove_file(s, &dev_attr_idle_spurr);
816}
817
818#else /* CONFIG_PPC_PSERIES */
819#define create_idle_purr_file(s)
820#define remove_idle_purr_file(s)
821#define create_idle_spurr_file(s)
822#define remove_idle_spurr_file(s)
823#endif /* CONFIG_PPC_PSERIES */
824
825static int register_cpu_online(unsigned int cpu)
826{
827 struct cpu *c = &per_cpu(cpu_devices, cpu);
828 struct device *s = &c->dev;
829 struct device_attribute *attrs, *pmc_attrs;
830 int i, nattrs;
831
832 /* For cpus present at boot a reference was already grabbed in register_cpu() */
833 if (!s->of_node)
834 s->of_node = of_get_cpu_node(cpu, NULL);
835
836#ifdef CONFIG_PPC64
837 if (cpu_has_feature(CPU_FTR_SMT))
838 device_create_file(s, &dev_attr_smt_snooze_delay);
839#endif
840
841 /* PMC stuff */
842 switch (cur_cpu_spec->pmc_type) {
843#ifdef HAS_PPC_PMC_IBM
844 case PPC_PMC_IBM:
845 attrs = ibm_common_attrs;
846 nattrs = ARRAY_SIZE(ibm_common_attrs);
847 pmc_attrs = classic_pmc_attrs;
848 break;
849#endif /* HAS_PPC_PMC_IBM */
850#ifdef HAS_PPC_PMC_G4
851 case PPC_PMC_G4:
852 attrs = g4_common_attrs;
853 nattrs = ARRAY_SIZE(g4_common_attrs);
854 pmc_attrs = classic_pmc_attrs;
855 break;
856#endif /* HAS_PPC_PMC_G4 */
857#if defined(HAS_PPC_PMC_PA6T) || defined(HAS_PPC_PA6T)
858 case PPC_PMC_PA6T:
859 /* PA Semi starts counting at PMC0 */
860 attrs = pa6t_attrs;
861 nattrs = ARRAY_SIZE(pa6t_attrs);
862 pmc_attrs = NULL;
863 break;
864#endif
865 default:
866 attrs = NULL;
867 nattrs = 0;
868 pmc_attrs = NULL;
869 }
870
871 for (i = 0; i < nattrs; i++)
872 device_create_file(s, &attrs[i]);
873
874 if (pmc_attrs)
875 for (i = 0; i < cur_cpu_spec->num_pmcs; i++)
876 device_create_file(s, &pmc_attrs[i]);
877
878#ifdef CONFIG_PPC64
879#ifdef CONFIG_PMU_SYSFS
880 if (cpu_has_feature(CPU_FTR_MMCRA))
881 device_create_file(s, &dev_attr_mmcra);
882
883 if (cpu_has_feature(CPU_FTR_ARCH_31))
884 device_create_file(s, &dev_attr_mmcr3);
885#endif /* CONFIG_PMU_SYSFS */
886
887 if (cpu_has_feature(CPU_FTR_PURR)) {
888 if (!firmware_has_feature(FW_FEATURE_LPAR))
889 add_write_permission_dev_attr(&dev_attr_purr);
890 device_create_file(s, &dev_attr_purr);
891 create_idle_purr_file(s);
892 }
893
894 if (cpu_has_feature(CPU_FTR_SPURR)) {
895 device_create_file(s, &dev_attr_spurr);
896 create_idle_spurr_file(s);
897 }
898
899 if (cpu_has_feature(CPU_FTR_DSCR))
900 device_create_file(s, &dev_attr_dscr);
901
902 if (cpu_has_feature(CPU_FTR_PPCAS_ARCH_V2))
903 device_create_file(s, &dev_attr_pir);
904
905 if (cpu_has_feature(CPU_FTR_ARCH_206) &&
906 !firmware_has_feature(FW_FEATURE_LPAR))
907 device_create_file(s, &dev_attr_tscr);
908#endif /* CONFIG_PPC64 */
909
910#ifdef CONFIG_PPC_FSL_BOOK3E
911 if (PVR_VER(cur_cpu_spec->pvr_value) == PVR_VER_E6500) {
912 device_create_file(s, &dev_attr_pw20_state);
913 device_create_file(s, &dev_attr_pw20_wait_time);
914
915 device_create_file(s, &dev_attr_altivec_idle);
916 device_create_file(s, &dev_attr_altivec_idle_wait_time);
917 }
918#endif
919 cacheinfo_cpu_online(cpu);
920 return 0;
921}
922
923#ifdef CONFIG_HOTPLUG_CPU
924static int unregister_cpu_online(unsigned int cpu)
925{
926 struct cpu *c = &per_cpu(cpu_devices, cpu);
927 struct device *s = &c->dev;
928 struct device_attribute *attrs, *pmc_attrs;
929 int i, nattrs;
930
931 BUG_ON(!c->hotpluggable);
932
933#ifdef CONFIG_PPC64
934 if (cpu_has_feature(CPU_FTR_SMT))
935 device_remove_file(s, &dev_attr_smt_snooze_delay);
936#endif
937
938 /* PMC stuff */
939 switch (cur_cpu_spec->pmc_type) {
940#ifdef HAS_PPC_PMC_IBM
941 case PPC_PMC_IBM:
942 attrs = ibm_common_attrs;
943 nattrs = ARRAY_SIZE(ibm_common_attrs);
944 pmc_attrs = classic_pmc_attrs;
945 break;
946#endif /* HAS_PPC_PMC_IBM */
947#ifdef HAS_PPC_PMC_G4
948 case PPC_PMC_G4:
949 attrs = g4_common_attrs;
950 nattrs = ARRAY_SIZE(g4_common_attrs);
951 pmc_attrs = classic_pmc_attrs;
952 break;
953#endif /* HAS_PPC_PMC_G4 */
954#if defined(HAS_PPC_PMC_PA6T) || defined(HAS_PPC_PA6T)
955 case PPC_PMC_PA6T:
956 /* PA Semi starts counting at PMC0 */
957 attrs = pa6t_attrs;
958 nattrs = ARRAY_SIZE(pa6t_attrs);
959 pmc_attrs = NULL;
960 break;
961#endif
962 default:
963 attrs = NULL;
964 nattrs = 0;
965 pmc_attrs = NULL;
966 }
967
968 for (i = 0; i < nattrs; i++)
969 device_remove_file(s, &attrs[i]);
970
971 if (pmc_attrs)
972 for (i = 0; i < cur_cpu_spec->num_pmcs; i++)
973 device_remove_file(s, &pmc_attrs[i]);
974
975#ifdef CONFIG_PPC64
976#ifdef CONFIG_PMU_SYSFS
977 if (cpu_has_feature(CPU_FTR_MMCRA))
978 device_remove_file(s, &dev_attr_mmcra);
979
980 if (cpu_has_feature(CPU_FTR_ARCH_31))
981 device_remove_file(s, &dev_attr_mmcr3);
982#endif /* CONFIG_PMU_SYSFS */
983
984 if (cpu_has_feature(CPU_FTR_PURR)) {
985 device_remove_file(s, &dev_attr_purr);
986 remove_idle_purr_file(s);
987 }
988
989 if (cpu_has_feature(CPU_FTR_SPURR)) {
990 device_remove_file(s, &dev_attr_spurr);
991 remove_idle_spurr_file(s);
992 }
993
994 if (cpu_has_feature(CPU_FTR_DSCR))
995 device_remove_file(s, &dev_attr_dscr);
996
997 if (cpu_has_feature(CPU_FTR_PPCAS_ARCH_V2))
998 device_remove_file(s, &dev_attr_pir);
999
1000 if (cpu_has_feature(CPU_FTR_ARCH_206) &&
1001 !firmware_has_feature(FW_FEATURE_LPAR))
1002 device_remove_file(s, &dev_attr_tscr);
1003#endif /* CONFIG_PPC64 */
1004
1005#ifdef CONFIG_PPC_FSL_BOOK3E
1006 if (PVR_VER(cur_cpu_spec->pvr_value) == PVR_VER_E6500) {
1007 device_remove_file(s, &dev_attr_pw20_state);
1008 device_remove_file(s, &dev_attr_pw20_wait_time);
1009
1010 device_remove_file(s, &dev_attr_altivec_idle);
1011 device_remove_file(s, &dev_attr_altivec_idle_wait_time);
1012 }
1013#endif
1014 cacheinfo_cpu_offline(cpu);
1015 of_node_put(s->of_node);
1016 s->of_node = NULL;
1017 return 0;
1018}
1019#else /* !CONFIG_HOTPLUG_CPU */
1020#define unregister_cpu_online NULL
1021#endif
1022
1023#ifdef CONFIG_ARCH_CPU_PROBE_RELEASE
1024ssize_t arch_cpu_probe(const char *buf, size_t count)
1025{
1026 if (ppc_md.cpu_probe)
1027 return ppc_md.cpu_probe(buf, count);
1028
1029 return -EINVAL;
1030}
1031
1032ssize_t arch_cpu_release(const char *buf, size_t count)
1033{
1034 if (ppc_md.cpu_release)
1035 return ppc_md.cpu_release(buf, count);
1036
1037 return -EINVAL;
1038}
1039#endif /* CONFIG_ARCH_CPU_PROBE_RELEASE */
1040
1041static DEFINE_MUTEX(cpu_mutex);
1042
1043int cpu_add_dev_attr(struct device_attribute *attr)
1044{
1045 int cpu;
1046
1047 mutex_lock(&cpu_mutex);
1048
1049 for_each_possible_cpu(cpu) {
1050 device_create_file(get_cpu_device(cpu), attr);
1051 }
1052
1053 mutex_unlock(&cpu_mutex);
1054 return 0;
1055}
1056EXPORT_SYMBOL_GPL(cpu_add_dev_attr);
1057
1058int cpu_add_dev_attr_group(struct attribute_group *attrs)
1059{
1060 int cpu;
1061 struct device *dev;
1062 int ret;
1063
1064 mutex_lock(&cpu_mutex);
1065
1066 for_each_possible_cpu(cpu) {
1067 dev = get_cpu_device(cpu);
1068 ret = sysfs_create_group(&dev->kobj, attrs);
1069 WARN_ON(ret != 0);
1070 }
1071
1072 mutex_unlock(&cpu_mutex);
1073 return 0;
1074}
1075EXPORT_SYMBOL_GPL(cpu_add_dev_attr_group);
1076
1077
1078void cpu_remove_dev_attr(struct device_attribute *attr)
1079{
1080 int cpu;
1081
1082 mutex_lock(&cpu_mutex);
1083
1084 for_each_possible_cpu(cpu) {
1085 device_remove_file(get_cpu_device(cpu), attr);
1086 }
1087
1088 mutex_unlock(&cpu_mutex);
1089}
1090EXPORT_SYMBOL_GPL(cpu_remove_dev_attr);
1091
1092void cpu_remove_dev_attr_group(struct attribute_group *attrs)
1093{
1094 int cpu;
1095 struct device *dev;
1096
1097 mutex_lock(&cpu_mutex);
1098
1099 for_each_possible_cpu(cpu) {
1100 dev = get_cpu_device(cpu);
1101 sysfs_remove_group(&dev->kobj, attrs);
1102 }
1103
1104 mutex_unlock(&cpu_mutex);
1105}
1106EXPORT_SYMBOL_GPL(cpu_remove_dev_attr_group);
1107
1108
1109/* NUMA stuff */
1110
1111#ifdef CONFIG_NUMA
1112static void register_nodes(void)
1113{
1114 int i;
1115
1116 for (i = 0; i < MAX_NUMNODES; i++)
1117 register_one_node(i);
1118}
1119
1120int sysfs_add_device_to_node(struct device *dev, int nid)
1121{
1122 struct node *node = node_devices[nid];
1123 return sysfs_create_link(&node->dev.kobj, &dev->kobj,
1124 kobject_name(&dev->kobj));
1125}
1126EXPORT_SYMBOL_GPL(sysfs_add_device_to_node);
1127
1128void sysfs_remove_device_from_node(struct device *dev, int nid)
1129{
1130 struct node *node = node_devices[nid];
1131 sysfs_remove_link(&node->dev.kobj, kobject_name(&dev->kobj));
1132}
1133EXPORT_SYMBOL_GPL(sysfs_remove_device_from_node);
1134
1135#else
1136static void register_nodes(void)
1137{
1138 return;
1139}
1140
1141#endif
1142
1143/* Only valid if CPU is present. */
1144static ssize_t show_physical_id(struct device *dev,
1145 struct device_attribute *attr, char *buf)
1146{
1147 struct cpu *cpu = container_of(dev, struct cpu, dev);
1148
1149 return sprintf(buf, "%d\n", get_hard_smp_processor_id(cpu->dev.id));
1150}
1151static DEVICE_ATTR(physical_id, 0444, show_physical_id, NULL);
1152
1153static int __init topology_init(void)
1154{
1155 int cpu, r;
1156
1157 register_nodes();
1158
1159 for_each_possible_cpu(cpu) {
1160 struct cpu *c = &per_cpu(cpu_devices, cpu);
1161
1162#ifdef CONFIG_HOTPLUG_CPU
1163 /*
1164 * For now, we just see if the system supports making
1165 * the RTAS calls for CPU hotplug. But, there may be a
1166 * more comprehensive way to do this for an individual
1167 * CPU. For instance, the boot cpu might never be valid
1168 * for hotplugging.
1169 */
1170 if (smp_ops && smp_ops->cpu_offline_self)
1171 c->hotpluggable = 1;
1172#endif
1173
1174 if (cpu_online(cpu) || c->hotpluggable) {
1175 register_cpu(c, cpu);
1176
1177 device_create_file(&c->dev, &dev_attr_physical_id);
1178 }
1179 }
1180 r = cpuhp_setup_state(CPUHP_AP_ONLINE_DYN, "powerpc/topology:online",
1181 register_cpu_online, unregister_cpu_online);
1182 WARN_ON(r < 0);
1183#ifdef CONFIG_PPC64
1184 sysfs_create_dscr_default();
1185#endif /* CONFIG_PPC64 */
1186
1187 create_svm_file();
1188
1189 return 0;
1190}
1191subsys_initcall(topology_init);
1#include <linux/device.h>
2#include <linux/cpu.h>
3#include <linux/smp.h>
4#include <linux/percpu.h>
5#include <linux/init.h>
6#include <linux/sched.h>
7#include <linux/export.h>
8#include <linux/nodemask.h>
9#include <linux/cpumask.h>
10#include <linux/notifier.h>
11
12#include <asm/current.h>
13#include <asm/processor.h>
14#include <asm/cputable.h>
15#include <asm/hvcall.h>
16#include <asm/prom.h>
17#include <asm/machdep.h>
18#include <asm/smp.h>
19#include <asm/pmc.h>
20
21#include "cacheinfo.h"
22
23#ifdef CONFIG_PPC64
24#include <asm/paca.h>
25#include <asm/lppaca.h>
26#endif
27
28static DEFINE_PER_CPU(struct cpu, cpu_devices);
29
30/*
31 * SMT snooze delay stuff, 64-bit only for now
32 */
33
34#ifdef CONFIG_PPC64
35
36/* Time in microseconds we delay before sleeping in the idle loop */
37DEFINE_PER_CPU(long, smt_snooze_delay) = { 100 };
38
39static ssize_t store_smt_snooze_delay(struct device *dev,
40 struct device_attribute *attr,
41 const char *buf,
42 size_t count)
43{
44 struct cpu *cpu = container_of(dev, struct cpu, dev);
45 ssize_t ret;
46 long snooze;
47
48 ret = sscanf(buf, "%ld", &snooze);
49 if (ret != 1)
50 return -EINVAL;
51
52 per_cpu(smt_snooze_delay, cpu->dev.id) = snooze;
53 update_smt_snooze_delay(snooze);
54
55 return count;
56}
57
58static ssize_t show_smt_snooze_delay(struct device *dev,
59 struct device_attribute *attr,
60 char *buf)
61{
62 struct cpu *cpu = container_of(dev, struct cpu, dev);
63
64 return sprintf(buf, "%ld\n", per_cpu(smt_snooze_delay, cpu->dev.id));
65}
66
67static DEVICE_ATTR(smt_snooze_delay, 0644, show_smt_snooze_delay,
68 store_smt_snooze_delay);
69
70static int __init setup_smt_snooze_delay(char *str)
71{
72 unsigned int cpu;
73 long snooze;
74
75 if (!cpu_has_feature(CPU_FTR_SMT))
76 return 1;
77
78 snooze = simple_strtol(str, NULL, 10);
79 for_each_possible_cpu(cpu)
80 per_cpu(smt_snooze_delay, cpu) = snooze;
81
82 return 1;
83}
84__setup("smt-snooze-delay=", setup_smt_snooze_delay);
85
86#endif /* CONFIG_PPC64 */
87
88/*
89 * Enabling PMCs will slow partition context switch times so we only do
90 * it the first time we write to the PMCs.
91 */
92
93static DEFINE_PER_CPU(char, pmcs_enabled);
94
95void ppc_enable_pmcs(void)
96{
97 ppc_set_pmu_inuse(1);
98
99 /* Only need to enable them once */
100 if (__get_cpu_var(pmcs_enabled))
101 return;
102
103 __get_cpu_var(pmcs_enabled) = 1;
104
105 if (ppc_md.enable_pmcs)
106 ppc_md.enable_pmcs();
107}
108EXPORT_SYMBOL(ppc_enable_pmcs);
109
110#define SYSFS_PMCSETUP(NAME, ADDRESS) \
111static void read_##NAME(void *val) \
112{ \
113 *(unsigned long *)val = mfspr(ADDRESS); \
114} \
115static void write_##NAME(void *val) \
116{ \
117 ppc_enable_pmcs(); \
118 mtspr(ADDRESS, *(unsigned long *)val); \
119} \
120static ssize_t show_##NAME(struct device *dev, \
121 struct device_attribute *attr, \
122 char *buf) \
123{ \
124 struct cpu *cpu = container_of(dev, struct cpu, dev); \
125 unsigned long val; \
126 smp_call_function_single(cpu->dev.id, read_##NAME, &val, 1); \
127 return sprintf(buf, "%lx\n", val); \
128} \
129static ssize_t __used \
130 store_##NAME(struct device *dev, struct device_attribute *attr, \
131 const char *buf, size_t count) \
132{ \
133 struct cpu *cpu = container_of(dev, struct cpu, dev); \
134 unsigned long val; \
135 int ret = sscanf(buf, "%lx", &val); \
136 if (ret != 1) \
137 return -EINVAL; \
138 smp_call_function_single(cpu->dev.id, write_##NAME, &val, 1); \
139 return count; \
140}
141
142
143/* Let's define all possible registers, we'll only hook up the ones
144 * that are implemented on the current processor
145 */
146
147#if defined(CONFIG_PPC64)
148#define HAS_PPC_PMC_CLASSIC 1
149#define HAS_PPC_PMC_IBM 1
150#define HAS_PPC_PMC_PA6T 1
151#elif defined(CONFIG_6xx)
152#define HAS_PPC_PMC_CLASSIC 1
153#define HAS_PPC_PMC_IBM 1
154#define HAS_PPC_PMC_G4 1
155#endif
156
157
158#ifdef HAS_PPC_PMC_CLASSIC
159SYSFS_PMCSETUP(mmcr0, SPRN_MMCR0);
160SYSFS_PMCSETUP(mmcr1, SPRN_MMCR1);
161SYSFS_PMCSETUP(pmc1, SPRN_PMC1);
162SYSFS_PMCSETUP(pmc2, SPRN_PMC2);
163SYSFS_PMCSETUP(pmc3, SPRN_PMC3);
164SYSFS_PMCSETUP(pmc4, SPRN_PMC4);
165SYSFS_PMCSETUP(pmc5, SPRN_PMC5);
166SYSFS_PMCSETUP(pmc6, SPRN_PMC6);
167
168#ifdef HAS_PPC_PMC_G4
169SYSFS_PMCSETUP(mmcr2, SPRN_MMCR2);
170#endif
171
172#ifdef CONFIG_PPC64
173SYSFS_PMCSETUP(pmc7, SPRN_PMC7);
174SYSFS_PMCSETUP(pmc8, SPRN_PMC8);
175
176SYSFS_PMCSETUP(mmcra, SPRN_MMCRA);
177SYSFS_PMCSETUP(purr, SPRN_PURR);
178SYSFS_PMCSETUP(spurr, SPRN_SPURR);
179SYSFS_PMCSETUP(dscr, SPRN_DSCR);
180SYSFS_PMCSETUP(pir, SPRN_PIR);
181
182static DEVICE_ATTR(mmcra, 0600, show_mmcra, store_mmcra);
183static DEVICE_ATTR(spurr, 0600, show_spurr, NULL);
184static DEVICE_ATTR(dscr, 0600, show_dscr, store_dscr);
185static DEVICE_ATTR(purr, 0600, show_purr, store_purr);
186static DEVICE_ATTR(pir, 0400, show_pir, NULL);
187
188unsigned long dscr_default = 0;
189EXPORT_SYMBOL(dscr_default);
190
191static ssize_t show_dscr_default(struct device *dev,
192 struct device_attribute *attr, char *buf)
193{
194 return sprintf(buf, "%lx\n", dscr_default);
195}
196
197static void update_dscr(void *dummy)
198{
199 if (!current->thread.dscr_inherit) {
200 current->thread.dscr = dscr_default;
201 mtspr(SPRN_DSCR, dscr_default);
202 }
203}
204
205static ssize_t __used store_dscr_default(struct device *dev,
206 struct device_attribute *attr, const char *buf,
207 size_t count)
208{
209 unsigned long val;
210 int ret = 0;
211
212 ret = sscanf(buf, "%lx", &val);
213 if (ret != 1)
214 return -EINVAL;
215 dscr_default = val;
216
217 on_each_cpu(update_dscr, NULL, 1);
218
219 return count;
220}
221
222static DEVICE_ATTR(dscr_default, 0600,
223 show_dscr_default, store_dscr_default);
224
225static void sysfs_create_dscr_default(void)
226{
227 int err = 0;
228 if (cpu_has_feature(CPU_FTR_DSCR))
229 err = device_create_file(cpu_subsys.dev_root, &dev_attr_dscr_default);
230}
231#endif /* CONFIG_PPC64 */
232
233#ifdef HAS_PPC_PMC_PA6T
234SYSFS_PMCSETUP(pa6t_pmc0, SPRN_PA6T_PMC0);
235SYSFS_PMCSETUP(pa6t_pmc1, SPRN_PA6T_PMC1);
236SYSFS_PMCSETUP(pa6t_pmc2, SPRN_PA6T_PMC2);
237SYSFS_PMCSETUP(pa6t_pmc3, SPRN_PA6T_PMC3);
238SYSFS_PMCSETUP(pa6t_pmc4, SPRN_PA6T_PMC4);
239SYSFS_PMCSETUP(pa6t_pmc5, SPRN_PA6T_PMC5);
240#ifdef CONFIG_DEBUG_KERNEL
241SYSFS_PMCSETUP(hid0, SPRN_HID0);
242SYSFS_PMCSETUP(hid1, SPRN_HID1);
243SYSFS_PMCSETUP(hid4, SPRN_HID4);
244SYSFS_PMCSETUP(hid5, SPRN_HID5);
245SYSFS_PMCSETUP(ima0, SPRN_PA6T_IMA0);
246SYSFS_PMCSETUP(ima1, SPRN_PA6T_IMA1);
247SYSFS_PMCSETUP(ima2, SPRN_PA6T_IMA2);
248SYSFS_PMCSETUP(ima3, SPRN_PA6T_IMA3);
249SYSFS_PMCSETUP(ima4, SPRN_PA6T_IMA4);
250SYSFS_PMCSETUP(ima5, SPRN_PA6T_IMA5);
251SYSFS_PMCSETUP(ima6, SPRN_PA6T_IMA6);
252SYSFS_PMCSETUP(ima7, SPRN_PA6T_IMA7);
253SYSFS_PMCSETUP(ima8, SPRN_PA6T_IMA8);
254SYSFS_PMCSETUP(ima9, SPRN_PA6T_IMA9);
255SYSFS_PMCSETUP(imaat, SPRN_PA6T_IMAAT);
256SYSFS_PMCSETUP(btcr, SPRN_PA6T_BTCR);
257SYSFS_PMCSETUP(pccr, SPRN_PA6T_PCCR);
258SYSFS_PMCSETUP(rpccr, SPRN_PA6T_RPCCR);
259SYSFS_PMCSETUP(der, SPRN_PA6T_DER);
260SYSFS_PMCSETUP(mer, SPRN_PA6T_MER);
261SYSFS_PMCSETUP(ber, SPRN_PA6T_BER);
262SYSFS_PMCSETUP(ier, SPRN_PA6T_IER);
263SYSFS_PMCSETUP(sier, SPRN_PA6T_SIER);
264SYSFS_PMCSETUP(siar, SPRN_PA6T_SIAR);
265SYSFS_PMCSETUP(tsr0, SPRN_PA6T_TSR0);
266SYSFS_PMCSETUP(tsr1, SPRN_PA6T_TSR1);
267SYSFS_PMCSETUP(tsr2, SPRN_PA6T_TSR2);
268SYSFS_PMCSETUP(tsr3, SPRN_PA6T_TSR3);
269#endif /* CONFIG_DEBUG_KERNEL */
270#endif /* HAS_PPC_PMC_PA6T */
271
272#ifdef HAS_PPC_PMC_IBM
273static struct device_attribute ibm_common_attrs[] = {
274 __ATTR(mmcr0, 0600, show_mmcr0, store_mmcr0),
275 __ATTR(mmcr1, 0600, show_mmcr1, store_mmcr1),
276};
277#endif /* HAS_PPC_PMC_G4 */
278
279#ifdef HAS_PPC_PMC_G4
280static struct device_attribute g4_common_attrs[] = {
281 __ATTR(mmcr0, 0600, show_mmcr0, store_mmcr0),
282 __ATTR(mmcr1, 0600, show_mmcr1, store_mmcr1),
283 __ATTR(mmcr2, 0600, show_mmcr2, store_mmcr2),
284};
285#endif /* HAS_PPC_PMC_G4 */
286
287static struct device_attribute classic_pmc_attrs[] = {
288 __ATTR(pmc1, 0600, show_pmc1, store_pmc1),
289 __ATTR(pmc2, 0600, show_pmc2, store_pmc2),
290 __ATTR(pmc3, 0600, show_pmc3, store_pmc3),
291 __ATTR(pmc4, 0600, show_pmc4, store_pmc4),
292 __ATTR(pmc5, 0600, show_pmc5, store_pmc5),
293 __ATTR(pmc6, 0600, show_pmc6, store_pmc6),
294#ifdef CONFIG_PPC64
295 __ATTR(pmc7, 0600, show_pmc7, store_pmc7),
296 __ATTR(pmc8, 0600, show_pmc8, store_pmc8),
297#endif
298};
299
300#ifdef HAS_PPC_PMC_PA6T
301static struct device_attribute pa6t_attrs[] = {
302 __ATTR(mmcr0, 0600, show_mmcr0, store_mmcr0),
303 __ATTR(mmcr1, 0600, show_mmcr1, store_mmcr1),
304 __ATTR(pmc0, 0600, show_pa6t_pmc0, store_pa6t_pmc0),
305 __ATTR(pmc1, 0600, show_pa6t_pmc1, store_pa6t_pmc1),
306 __ATTR(pmc2, 0600, show_pa6t_pmc2, store_pa6t_pmc2),
307 __ATTR(pmc3, 0600, show_pa6t_pmc3, store_pa6t_pmc3),
308 __ATTR(pmc4, 0600, show_pa6t_pmc4, store_pa6t_pmc4),
309 __ATTR(pmc5, 0600, show_pa6t_pmc5, store_pa6t_pmc5),
310#ifdef CONFIG_DEBUG_KERNEL
311 __ATTR(hid0, 0600, show_hid0, store_hid0),
312 __ATTR(hid1, 0600, show_hid1, store_hid1),
313 __ATTR(hid4, 0600, show_hid4, store_hid4),
314 __ATTR(hid5, 0600, show_hid5, store_hid5),
315 __ATTR(ima0, 0600, show_ima0, store_ima0),
316 __ATTR(ima1, 0600, show_ima1, store_ima1),
317 __ATTR(ima2, 0600, show_ima2, store_ima2),
318 __ATTR(ima3, 0600, show_ima3, store_ima3),
319 __ATTR(ima4, 0600, show_ima4, store_ima4),
320 __ATTR(ima5, 0600, show_ima5, store_ima5),
321 __ATTR(ima6, 0600, show_ima6, store_ima6),
322 __ATTR(ima7, 0600, show_ima7, store_ima7),
323 __ATTR(ima8, 0600, show_ima8, store_ima8),
324 __ATTR(ima9, 0600, show_ima9, store_ima9),
325 __ATTR(imaat, 0600, show_imaat, store_imaat),
326 __ATTR(btcr, 0600, show_btcr, store_btcr),
327 __ATTR(pccr, 0600, show_pccr, store_pccr),
328 __ATTR(rpccr, 0600, show_rpccr, store_rpccr),
329 __ATTR(der, 0600, show_der, store_der),
330 __ATTR(mer, 0600, show_mer, store_mer),
331 __ATTR(ber, 0600, show_ber, store_ber),
332 __ATTR(ier, 0600, show_ier, store_ier),
333 __ATTR(sier, 0600, show_sier, store_sier),
334 __ATTR(siar, 0600, show_siar, store_siar),
335 __ATTR(tsr0, 0600, show_tsr0, store_tsr0),
336 __ATTR(tsr1, 0600, show_tsr1, store_tsr1),
337 __ATTR(tsr2, 0600, show_tsr2, store_tsr2),
338 __ATTR(tsr3, 0600, show_tsr3, store_tsr3),
339#endif /* CONFIG_DEBUG_KERNEL */
340};
341#endif /* HAS_PPC_PMC_PA6T */
342#endif /* HAS_PPC_PMC_CLASSIC */
343
344static void __cpuinit register_cpu_online(unsigned int cpu)
345{
346 struct cpu *c = &per_cpu(cpu_devices, cpu);
347 struct device *s = &c->dev;
348 struct device_attribute *attrs, *pmc_attrs;
349 int i, nattrs;
350
351#ifdef CONFIG_PPC64
352 if (cpu_has_feature(CPU_FTR_SMT))
353 device_create_file(s, &dev_attr_smt_snooze_delay);
354#endif
355
356 /* PMC stuff */
357 switch (cur_cpu_spec->pmc_type) {
358#ifdef HAS_PPC_PMC_IBM
359 case PPC_PMC_IBM:
360 attrs = ibm_common_attrs;
361 nattrs = sizeof(ibm_common_attrs) / sizeof(struct device_attribute);
362 pmc_attrs = classic_pmc_attrs;
363 break;
364#endif /* HAS_PPC_PMC_IBM */
365#ifdef HAS_PPC_PMC_G4
366 case PPC_PMC_G4:
367 attrs = g4_common_attrs;
368 nattrs = sizeof(g4_common_attrs) / sizeof(struct device_attribute);
369 pmc_attrs = classic_pmc_attrs;
370 break;
371#endif /* HAS_PPC_PMC_G4 */
372#ifdef HAS_PPC_PMC_PA6T
373 case PPC_PMC_PA6T:
374 /* PA Semi starts counting at PMC0 */
375 attrs = pa6t_attrs;
376 nattrs = sizeof(pa6t_attrs) / sizeof(struct device_attribute);
377 pmc_attrs = NULL;
378 break;
379#endif /* HAS_PPC_PMC_PA6T */
380 default:
381 attrs = NULL;
382 nattrs = 0;
383 pmc_attrs = NULL;
384 }
385
386 for (i = 0; i < nattrs; i++)
387 device_create_file(s, &attrs[i]);
388
389 if (pmc_attrs)
390 for (i = 0; i < cur_cpu_spec->num_pmcs; i++)
391 device_create_file(s, &pmc_attrs[i]);
392
393#ifdef CONFIG_PPC64
394 if (cpu_has_feature(CPU_FTR_MMCRA))
395 device_create_file(s, &dev_attr_mmcra);
396
397 if (cpu_has_feature(CPU_FTR_PURR))
398 device_create_file(s, &dev_attr_purr);
399
400 if (cpu_has_feature(CPU_FTR_SPURR))
401 device_create_file(s, &dev_attr_spurr);
402
403 if (cpu_has_feature(CPU_FTR_DSCR))
404 device_create_file(s, &dev_attr_dscr);
405
406 if (cpu_has_feature(CPU_FTR_PPCAS_ARCH_V2))
407 device_create_file(s, &dev_attr_pir);
408#endif /* CONFIG_PPC64 */
409
410 cacheinfo_cpu_online(cpu);
411}
412
413#ifdef CONFIG_HOTPLUG_CPU
414static void unregister_cpu_online(unsigned int cpu)
415{
416 struct cpu *c = &per_cpu(cpu_devices, cpu);
417 struct device *s = &c->dev;
418 struct device_attribute *attrs, *pmc_attrs;
419 int i, nattrs;
420
421 BUG_ON(!c->hotpluggable);
422
423#ifdef CONFIG_PPC64
424 if (cpu_has_feature(CPU_FTR_SMT))
425 device_remove_file(s, &dev_attr_smt_snooze_delay);
426#endif
427
428 /* PMC stuff */
429 switch (cur_cpu_spec->pmc_type) {
430#ifdef HAS_PPC_PMC_IBM
431 case PPC_PMC_IBM:
432 attrs = ibm_common_attrs;
433 nattrs = sizeof(ibm_common_attrs) / sizeof(struct device_attribute);
434 pmc_attrs = classic_pmc_attrs;
435 break;
436#endif /* HAS_PPC_PMC_IBM */
437#ifdef HAS_PPC_PMC_G4
438 case PPC_PMC_G4:
439 attrs = g4_common_attrs;
440 nattrs = sizeof(g4_common_attrs) / sizeof(struct device_attribute);
441 pmc_attrs = classic_pmc_attrs;
442 break;
443#endif /* HAS_PPC_PMC_G4 */
444#ifdef HAS_PPC_PMC_PA6T
445 case PPC_PMC_PA6T:
446 /* PA Semi starts counting at PMC0 */
447 attrs = pa6t_attrs;
448 nattrs = sizeof(pa6t_attrs) / sizeof(struct device_attribute);
449 pmc_attrs = NULL;
450 break;
451#endif /* HAS_PPC_PMC_PA6T */
452 default:
453 attrs = NULL;
454 nattrs = 0;
455 pmc_attrs = NULL;
456 }
457
458 for (i = 0; i < nattrs; i++)
459 device_remove_file(s, &attrs[i]);
460
461 if (pmc_attrs)
462 for (i = 0; i < cur_cpu_spec->num_pmcs; i++)
463 device_remove_file(s, &pmc_attrs[i]);
464
465#ifdef CONFIG_PPC64
466 if (cpu_has_feature(CPU_FTR_MMCRA))
467 device_remove_file(s, &dev_attr_mmcra);
468
469 if (cpu_has_feature(CPU_FTR_PURR))
470 device_remove_file(s, &dev_attr_purr);
471
472 if (cpu_has_feature(CPU_FTR_SPURR))
473 device_remove_file(s, &dev_attr_spurr);
474
475 if (cpu_has_feature(CPU_FTR_DSCR))
476 device_remove_file(s, &dev_attr_dscr);
477
478 if (cpu_has_feature(CPU_FTR_PPCAS_ARCH_V2))
479 device_remove_file(s, &dev_attr_pir);
480#endif /* CONFIG_PPC64 */
481
482 cacheinfo_cpu_offline(cpu);
483}
484
485#ifdef CONFIG_ARCH_CPU_PROBE_RELEASE
486ssize_t arch_cpu_probe(const char *buf, size_t count)
487{
488 if (ppc_md.cpu_probe)
489 return ppc_md.cpu_probe(buf, count);
490
491 return -EINVAL;
492}
493
494ssize_t arch_cpu_release(const char *buf, size_t count)
495{
496 if (ppc_md.cpu_release)
497 return ppc_md.cpu_release(buf, count);
498
499 return -EINVAL;
500}
501#endif /* CONFIG_ARCH_CPU_PROBE_RELEASE */
502
503#endif /* CONFIG_HOTPLUG_CPU */
504
505static int __cpuinit sysfs_cpu_notify(struct notifier_block *self,
506 unsigned long action, void *hcpu)
507{
508 unsigned int cpu = (unsigned int)(long)hcpu;
509
510 switch (action) {
511 case CPU_ONLINE:
512 case CPU_ONLINE_FROZEN:
513 register_cpu_online(cpu);
514 break;
515#ifdef CONFIG_HOTPLUG_CPU
516 case CPU_DEAD:
517 case CPU_DEAD_FROZEN:
518 unregister_cpu_online(cpu);
519 break;
520#endif
521 }
522 return NOTIFY_OK;
523}
524
525static struct notifier_block __cpuinitdata sysfs_cpu_nb = {
526 .notifier_call = sysfs_cpu_notify,
527};
528
529static DEFINE_MUTEX(cpu_mutex);
530
531int cpu_add_dev_attr(struct device_attribute *attr)
532{
533 int cpu;
534
535 mutex_lock(&cpu_mutex);
536
537 for_each_possible_cpu(cpu) {
538 device_create_file(get_cpu_device(cpu), attr);
539 }
540
541 mutex_unlock(&cpu_mutex);
542 return 0;
543}
544EXPORT_SYMBOL_GPL(cpu_add_dev_attr);
545
546int cpu_add_dev_attr_group(struct attribute_group *attrs)
547{
548 int cpu;
549 struct device *dev;
550 int ret;
551
552 mutex_lock(&cpu_mutex);
553
554 for_each_possible_cpu(cpu) {
555 dev = get_cpu_device(cpu);
556 ret = sysfs_create_group(&dev->kobj, attrs);
557 WARN_ON(ret != 0);
558 }
559
560 mutex_unlock(&cpu_mutex);
561 return 0;
562}
563EXPORT_SYMBOL_GPL(cpu_add_dev_attr_group);
564
565
566void cpu_remove_dev_attr(struct device_attribute *attr)
567{
568 int cpu;
569
570 mutex_lock(&cpu_mutex);
571
572 for_each_possible_cpu(cpu) {
573 device_remove_file(get_cpu_device(cpu), attr);
574 }
575
576 mutex_unlock(&cpu_mutex);
577}
578EXPORT_SYMBOL_GPL(cpu_remove_dev_attr);
579
580void cpu_remove_dev_attr_group(struct attribute_group *attrs)
581{
582 int cpu;
583 struct device *dev;
584
585 mutex_lock(&cpu_mutex);
586
587 for_each_possible_cpu(cpu) {
588 dev = get_cpu_device(cpu);
589 sysfs_remove_group(&dev->kobj, attrs);
590 }
591
592 mutex_unlock(&cpu_mutex);
593}
594EXPORT_SYMBOL_GPL(cpu_remove_dev_attr_group);
595
596
597/* NUMA stuff */
598
599#ifdef CONFIG_NUMA
600static void register_nodes(void)
601{
602 int i;
603
604 for (i = 0; i < MAX_NUMNODES; i++)
605 register_one_node(i);
606}
607
608int sysfs_add_device_to_node(struct device *dev, int nid)
609{
610 struct node *node = &node_devices[nid];
611 return sysfs_create_link(&node->dev.kobj, &dev->kobj,
612 kobject_name(&dev->kobj));
613}
614EXPORT_SYMBOL_GPL(sysfs_add_device_to_node);
615
616void sysfs_remove_device_from_node(struct device *dev, int nid)
617{
618 struct node *node = &node_devices[nid];
619 sysfs_remove_link(&node->dev.kobj, kobject_name(&dev->kobj));
620}
621EXPORT_SYMBOL_GPL(sysfs_remove_device_from_node);
622
623#else
624static void register_nodes(void)
625{
626 return;
627}
628
629#endif
630
631/* Only valid if CPU is present. */
632static ssize_t show_physical_id(struct device *dev,
633 struct device_attribute *attr, char *buf)
634{
635 struct cpu *cpu = container_of(dev, struct cpu, dev);
636
637 return sprintf(buf, "%d\n", get_hard_smp_processor_id(cpu->dev.id));
638}
639static DEVICE_ATTR(physical_id, 0444, show_physical_id, NULL);
640
641static int __init topology_init(void)
642{
643 int cpu;
644
645 register_nodes();
646 register_cpu_notifier(&sysfs_cpu_nb);
647
648 for_each_possible_cpu(cpu) {
649 struct cpu *c = &per_cpu(cpu_devices, cpu);
650
651 /*
652 * For now, we just see if the system supports making
653 * the RTAS calls for CPU hotplug. But, there may be a
654 * more comprehensive way to do this for an individual
655 * CPU. For instance, the boot cpu might never be valid
656 * for hotplugging.
657 */
658 if (ppc_md.cpu_die)
659 c->hotpluggable = 1;
660
661 if (cpu_online(cpu) || c->hotpluggable) {
662 register_cpu(c, cpu);
663
664 device_create_file(&c->dev, &dev_attr_physical_id);
665 }
666
667 if (cpu_online(cpu))
668 register_cpu_online(cpu);
669 }
670#ifdef CONFIG_PPC64
671 sysfs_create_dscr_default();
672#endif /* CONFIG_PPC64 */
673
674 return 0;
675}
676subsys_initcall(topology_init);