Loading...
1/*
2 * This file is subject to the terms and conditions of the GNU General Public
3 * License. See the file "COPYING" in the main directory of this archive
4 * for more details.
5 *
6 * Copyright (C) 1994 - 2000, 2001, 2003 Ralf Baechle
7 * Copyright (C) 1999, 2000 Silicon Graphics, Inc.
8 * Copyright (C) 2002, 2007 Maciej W. Rozycki
9 * Copyright (C) 2001, 2012 MIPS Technologies, Inc. All rights reserved.
10 */
11#include <linux/init.h>
12
13#include <asm/asm.h>
14#include <asm/asmmacro.h>
15#include <asm/cacheops.h>
16#include <asm/irqflags.h>
17#include <asm/regdef.h>
18#include <asm/fpregdef.h>
19#include <asm/mipsregs.h>
20#include <asm/stackframe.h>
21#include <asm/sync.h>
22#include <asm/war.h>
23#include <asm/thread_info.h>
24
25 __INIT
26
27/*
28 * General exception vector for all other CPUs.
29 *
30 * Be careful when changing this, it has to be at most 128 bytes
31 * to fit into space reserved for the exception handler.
32 */
33NESTED(except_vec3_generic, 0, sp)
34 .set push
35 .set noat
36 mfc0 k1, CP0_CAUSE
37 andi k1, k1, 0x7c
38#ifdef CONFIG_64BIT
39 dsll k1, k1, 1
40#endif
41 PTR_L k0, exception_handlers(k1)
42 jr k0
43 .set pop
44 END(except_vec3_generic)
45
46/*
47 * General exception handler for CPUs with virtual coherency exception.
48 *
49 * Be careful when changing this, it has to be at most 256 (as a special
50 * exception) bytes to fit into space reserved for the exception handler.
51 */
52NESTED(except_vec3_r4000, 0, sp)
53 .set push
54 .set arch=r4000
55 .set noat
56 mfc0 k1, CP0_CAUSE
57 li k0, 31<<2
58 andi k1, k1, 0x7c
59 .set push
60 .set noreorder
61 .set nomacro
62 beq k1, k0, handle_vced
63 li k0, 14<<2
64 beq k1, k0, handle_vcei
65#ifdef CONFIG_64BIT
66 dsll k1, k1, 1
67#endif
68 .set pop
69 PTR_L k0, exception_handlers(k1)
70 jr k0
71
72 /*
73 * Big shit, we now may have two dirty primary cache lines for the same
74 * physical address. We can safely invalidate the line pointed to by
75 * c0_badvaddr because after return from this exception handler the
76 * load / store will be re-executed.
77 */
78handle_vced:
79 MFC0 k0, CP0_BADVADDR
80 li k1, -4 # Is this ...
81 and k0, k1 # ... really needed?
82 mtc0 zero, CP0_TAGLO
83 cache Index_Store_Tag_D, (k0)
84 cache Hit_Writeback_Inv_SD, (k0)
85#ifdef CONFIG_PROC_FS
86 PTR_LA k0, vced_count
87 lw k1, (k0)
88 addiu k1, 1
89 sw k1, (k0)
90#endif
91 eret
92
93handle_vcei:
94 MFC0 k0, CP0_BADVADDR
95 cache Hit_Writeback_Inv_SD, (k0) # also cleans pi
96#ifdef CONFIG_PROC_FS
97 PTR_LA k0, vcei_count
98 lw k1, (k0)
99 addiu k1, 1
100 sw k1, (k0)
101#endif
102 eret
103 .set pop
104 END(except_vec3_r4000)
105
106 __FINIT
107
108 .align 5 /* 32 byte rollback region */
109LEAF(__r4k_wait)
110 .set push
111 .set noreorder
112 /* start of rollback region */
113 LONG_L t0, TI_FLAGS($28)
114 nop
115 andi t0, _TIF_NEED_RESCHED
116 bnez t0, 1f
117 nop
118 nop
119 nop
120#ifdef CONFIG_CPU_MICROMIPS
121 nop
122 nop
123 nop
124 nop
125#endif
126 .set MIPS_ISA_ARCH_LEVEL_RAW
127 wait
128 /* end of rollback region (the region size must be power of two) */
1291:
130 jr ra
131 nop
132 .set pop
133 END(__r4k_wait)
134
135 .macro BUILD_ROLLBACK_PROLOGUE handler
136 FEXPORT(rollback_\handler)
137 .set push
138 .set noat
139 MFC0 k0, CP0_EPC
140 PTR_LA k1, __r4k_wait
141 ori k0, 0x1f /* 32 byte rollback region */
142 xori k0, 0x1f
143 bne k0, k1, \handler
144 MTC0 k0, CP0_EPC
145 .set pop
146 .endm
147
148 .align 5
149BUILD_ROLLBACK_PROLOGUE handle_int
150NESTED(handle_int, PT_SIZE, sp)
151 .cfi_signal_frame
152#ifdef CONFIG_TRACE_IRQFLAGS
153 /*
154 * Check to see if the interrupted code has just disabled
155 * interrupts and ignore this interrupt for now if so.
156 *
157 * local_irq_disable() disables interrupts and then calls
158 * trace_hardirqs_off() to track the state. If an interrupt is taken
159 * after interrupts are disabled but before the state is updated
160 * it will appear to restore_all that it is incorrectly returning with
161 * interrupts disabled
162 */
163 .set push
164 .set noat
165 mfc0 k0, CP0_STATUS
166#if defined(CONFIG_CPU_R3000) || defined(CONFIG_CPU_TX39XX)
167 and k0, ST0_IEP
168 bnez k0, 1f
169
170 mfc0 k0, CP0_EPC
171 .set noreorder
172 j k0
173 rfe
174#else
175 and k0, ST0_IE
176 bnez k0, 1f
177
178 eret
179#endif
1801:
181 .set pop
182#endif
183 SAVE_ALL docfi=1
184 CLI
185 TRACE_IRQS_OFF
186
187 LONG_L s0, TI_REGS($28)
188 LONG_S sp, TI_REGS($28)
189
190 /*
191 * SAVE_ALL ensures we are using a valid kernel stack for the thread.
192 * Check if we are already using the IRQ stack.
193 */
194 move s1, sp # Preserve the sp
195
196 /* Get IRQ stack for this CPU */
197 ASM_CPUID_MFC0 k0, ASM_SMP_CPUID_REG
198#if defined(CONFIG_32BIT) || defined(KBUILD_64BIT_SYM32)
199 lui k1, %hi(irq_stack)
200#else
201 lui k1, %highest(irq_stack)
202 daddiu k1, %higher(irq_stack)
203 dsll k1, 16
204 daddiu k1, %hi(irq_stack)
205 dsll k1, 16
206#endif
207 LONG_SRL k0, SMP_CPUID_PTRSHIFT
208 LONG_ADDU k1, k0
209 LONG_L t0, %lo(irq_stack)(k1)
210
211 # Check if already on IRQ stack
212 PTR_LI t1, ~(_THREAD_SIZE-1)
213 and t1, t1, sp
214 beq t0, t1, 2f
215
216 /* Switch to IRQ stack */
217 li t1, _IRQ_STACK_START
218 PTR_ADD sp, t0, t1
219
220 /* Save task's sp on IRQ stack so that unwinding can follow it */
221 LONG_S s1, 0(sp)
2222:
223 jal plat_irq_dispatch
224
225 /* Restore sp */
226 move sp, s1
227
228 j ret_from_irq
229#ifdef CONFIG_CPU_MICROMIPS
230 nop
231#endif
232 END(handle_int)
233
234 __INIT
235
236/*
237 * Special interrupt vector for MIPS64 ISA & embedded MIPS processors.
238 * This is a dedicated interrupt exception vector which reduces the
239 * interrupt processing overhead. The jump instruction will be replaced
240 * at the initialization time.
241 *
242 * Be careful when changing this, it has to be at most 128 bytes
243 * to fit into space reserved for the exception handler.
244 */
245NESTED(except_vec4, 0, sp)
2461: j 1b /* Dummy, will be replaced */
247 END(except_vec4)
248
249/*
250 * EJTAG debug exception handler.
251 * The EJTAG debug exception entry point is 0xbfc00480, which
252 * normally is in the boot PROM, so the boot PROM must do an
253 * unconditional jump to this vector.
254 */
255NESTED(except_vec_ejtag_debug, 0, sp)
256 j ejtag_debug_handler
257#ifdef CONFIG_CPU_MICROMIPS
258 nop
259#endif
260 END(except_vec_ejtag_debug)
261
262 __FINIT
263
264/*
265 * Vectored interrupt handler.
266 * This prototype is copied to ebase + n*IntCtl.VS and patched
267 * to invoke the handler
268 */
269BUILD_ROLLBACK_PROLOGUE except_vec_vi
270NESTED(except_vec_vi, 0, sp)
271 SAVE_SOME docfi=1
272 SAVE_AT docfi=1
273 .set push
274 .set noreorder
275 PTR_LA v1, except_vec_vi_handler
276FEXPORT(except_vec_vi_lui)
277 lui v0, 0 /* Patched */
278 jr v1
279FEXPORT(except_vec_vi_ori)
280 ori v0, 0 /* Patched */
281 .set pop
282 END(except_vec_vi)
283EXPORT(except_vec_vi_end)
284
285/*
286 * Common Vectored Interrupt code
287 * Complete the register saves and invoke the handler which is passed in $v0
288 */
289NESTED(except_vec_vi_handler, 0, sp)
290 SAVE_TEMP
291 SAVE_STATIC
292 CLI
293#ifdef CONFIG_TRACE_IRQFLAGS
294 move s0, v0
295 TRACE_IRQS_OFF
296 move v0, s0
297#endif
298
299 LONG_L s0, TI_REGS($28)
300 LONG_S sp, TI_REGS($28)
301
302 /*
303 * SAVE_ALL ensures we are using a valid kernel stack for the thread.
304 * Check if we are already using the IRQ stack.
305 */
306 move s1, sp # Preserve the sp
307
308 /* Get IRQ stack for this CPU */
309 ASM_CPUID_MFC0 k0, ASM_SMP_CPUID_REG
310#if defined(CONFIG_32BIT) || defined(KBUILD_64BIT_SYM32)
311 lui k1, %hi(irq_stack)
312#else
313 lui k1, %highest(irq_stack)
314 daddiu k1, %higher(irq_stack)
315 dsll k1, 16
316 daddiu k1, %hi(irq_stack)
317 dsll k1, 16
318#endif
319 LONG_SRL k0, SMP_CPUID_PTRSHIFT
320 LONG_ADDU k1, k0
321 LONG_L t0, %lo(irq_stack)(k1)
322
323 # Check if already on IRQ stack
324 PTR_LI t1, ~(_THREAD_SIZE-1)
325 and t1, t1, sp
326 beq t0, t1, 2f
327
328 /* Switch to IRQ stack */
329 li t1, _IRQ_STACK_START
330 PTR_ADD sp, t0, t1
331
332 /* Save task's sp on IRQ stack so that unwinding can follow it */
333 LONG_S s1, 0(sp)
3342:
335 jalr v0
336
337 /* Restore sp */
338 move sp, s1
339
340 j ret_from_irq
341 END(except_vec_vi_handler)
342
343/*
344 * EJTAG debug exception handler.
345 */
346NESTED(ejtag_debug_handler, PT_SIZE, sp)
347 .set push
348 .set noat
349 MTC0 k0, CP0_DESAVE
350 mfc0 k0, CP0_DEBUG
351
352 andi k0, k0, MIPS_DEBUG_DBP # Check for SDBBP.
353 beqz k0, ejtag_return
354
355#ifdef CONFIG_SMP
3561: PTR_LA k0, ejtag_debug_buffer_spinlock
357 __SYNC(full, loongson3_war)
3582: ll k0, 0(k0)
359 bnez k0, 2b
360 PTR_LA k0, ejtag_debug_buffer_spinlock
361 sc k0, 0(k0)
362 beqz k0, 1b
363# ifdef CONFIG_WEAK_REORDERING_BEYOND_LLSC
364 sync
365# endif
366
367 PTR_LA k0, ejtag_debug_buffer
368 LONG_S k1, 0(k0)
369
370 ASM_CPUID_MFC0 k1, ASM_SMP_CPUID_REG
371 PTR_SRL k1, SMP_CPUID_PTRSHIFT
372 PTR_SLL k1, LONGLOG
373 PTR_LA k0, ejtag_debug_buffer_per_cpu
374 PTR_ADDU k0, k1
375
376 PTR_LA k1, ejtag_debug_buffer
377 LONG_L k1, 0(k1)
378 LONG_S k1, 0(k0)
379
380 PTR_LA k0, ejtag_debug_buffer_spinlock
381 sw zero, 0(k0)
382#else
383 PTR_LA k0, ejtag_debug_buffer
384 LONG_S k1, 0(k0)
385#endif
386
387 SAVE_ALL
388 move a0, sp
389 jal ejtag_exception_handler
390 RESTORE_ALL
391
392#ifdef CONFIG_SMP
393 ASM_CPUID_MFC0 k1, ASM_SMP_CPUID_REG
394 PTR_SRL k1, SMP_CPUID_PTRSHIFT
395 PTR_SLL k1, LONGLOG
396 PTR_LA k0, ejtag_debug_buffer_per_cpu
397 PTR_ADDU k0, k1
398 LONG_L k1, 0(k0)
399#else
400 PTR_LA k0, ejtag_debug_buffer
401 LONG_L k1, 0(k0)
402#endif
403
404ejtag_return:
405 back_to_back_c0_hazard
406 MFC0 k0, CP0_DESAVE
407 .set mips32
408 deret
409 .set pop
410 END(ejtag_debug_handler)
411
412/*
413 * This buffer is reserved for the use of the EJTAG debug
414 * handler.
415 */
416 .data
417EXPORT(ejtag_debug_buffer)
418 .fill LONGSIZE
419#ifdef CONFIG_SMP
420EXPORT(ejtag_debug_buffer_spinlock)
421 .fill LONGSIZE
422EXPORT(ejtag_debug_buffer_per_cpu)
423 .fill LONGSIZE * NR_CPUS
424#endif
425 .previous
426
427 __INIT
428
429/*
430 * NMI debug exception handler for MIPS reference boards.
431 * The NMI debug exception entry point is 0xbfc00000, which
432 * normally is in the boot PROM, so the boot PROM must do a
433 * unconditional jump to this vector.
434 */
435NESTED(except_vec_nmi, 0, sp)
436 j nmi_handler
437#ifdef CONFIG_CPU_MICROMIPS
438 nop
439#endif
440 END(except_vec_nmi)
441
442 __FINIT
443
444NESTED(nmi_handler, PT_SIZE, sp)
445 .cfi_signal_frame
446 .set push
447 .set noat
448 /*
449 * Clear ERL - restore segment mapping
450 * Clear BEV - required for page fault exception handler to work
451 */
452 mfc0 k0, CP0_STATUS
453 ori k0, k0, ST0_EXL
454 li k1, ~(ST0_BEV | ST0_ERL)
455 and k0, k0, k1
456 mtc0 k0, CP0_STATUS
457 _ehb
458 SAVE_ALL
459 move a0, sp
460 jal nmi_exception_handler
461 /* nmi_exception_handler never returns */
462 .set pop
463 END(nmi_handler)
464
465 .macro __build_clear_none
466 .endm
467
468 .macro __build_clear_sti
469 TRACE_IRQS_ON
470 STI
471 .endm
472
473 .macro __build_clear_cli
474 CLI
475 TRACE_IRQS_OFF
476 .endm
477
478 .macro __build_clear_fpe
479 CLI
480 TRACE_IRQS_OFF
481 .set push
482 /* gas fails to assemble cfc1 for some archs (octeon).*/ \
483 .set mips1
484 SET_HARDFLOAT
485 cfc1 a1, fcr31
486 .set pop
487 .endm
488
489 .macro __build_clear_msa_fpe
490 CLI
491 TRACE_IRQS_OFF
492 _cfcmsa a1, MSA_CSR
493 .endm
494
495 .macro __build_clear_ade
496 MFC0 t0, CP0_BADVADDR
497 PTR_S t0, PT_BVADDR(sp)
498 KMODE
499 .endm
500
501 .macro __build_clear_gsexc
502 .set push
503 /*
504 * We need to specify a selector to access the CP0.Diag1 (GSCause)
505 * register. All GSExc-equipped processors have MIPS32.
506 */
507 .set mips32
508 mfc0 a1, CP0_DIAGNOSTIC1
509 .set pop
510 TRACE_IRQS_ON
511 STI
512 .endm
513
514 .macro __BUILD_silent exception
515 .endm
516
517 /* Gas tries to parse the ASM_PRINT argument as a string containing
518 string escapes and emits bogus warnings if it believes to
519 recognize an unknown escape code. So make the arguments
520 start with an n and gas will believe \n is ok ... */
521 .macro __BUILD_verbose nexception
522 LONG_L a1, PT_EPC(sp)
523#ifdef CONFIG_32BIT
524 ASM_PRINT("Got \nexception at %08lx\012")
525#endif
526#ifdef CONFIG_64BIT
527 ASM_PRINT("Got \nexception at %016lx\012")
528#endif
529 .endm
530
531 .macro __BUILD_count exception
532 LONG_L t0,exception_count_\exception
533 LONG_ADDIU t0, 1
534 LONG_S t0,exception_count_\exception
535 .comm exception_count\exception, 8, 8
536 .endm
537
538 .macro __BUILD_HANDLER exception handler clear verbose ext
539 .align 5
540 NESTED(handle_\exception, PT_SIZE, sp)
541 .cfi_signal_frame
542 .set noat
543 SAVE_ALL
544 FEXPORT(handle_\exception\ext)
545 __build_clear_\clear
546 .set at
547 __BUILD_\verbose \exception
548 move a0, sp
549 jal do_\handler
550 j ret_from_exception
551 END(handle_\exception)
552 .endm
553
554 .macro BUILD_HANDLER exception handler clear verbose
555 __BUILD_HANDLER \exception \handler \clear \verbose _int
556 .endm
557
558 BUILD_HANDLER adel ade ade silent /* #4 */
559 BUILD_HANDLER ades ade ade silent /* #5 */
560 BUILD_HANDLER ibe be cli silent /* #6 */
561 BUILD_HANDLER dbe be cli silent /* #7 */
562 BUILD_HANDLER bp bp sti silent /* #9 */
563 BUILD_HANDLER ri ri sti silent /* #10 */
564 BUILD_HANDLER cpu cpu sti silent /* #11 */
565 BUILD_HANDLER ov ov sti silent /* #12 */
566 BUILD_HANDLER tr tr sti silent /* #13 */
567 BUILD_HANDLER msa_fpe msa_fpe msa_fpe silent /* #14 */
568#ifdef CONFIG_MIPS_FP_SUPPORT
569 BUILD_HANDLER fpe fpe fpe silent /* #15 */
570#endif
571 BUILD_HANDLER ftlb ftlb none silent /* #16 */
572 BUILD_HANDLER gsexc gsexc gsexc silent /* #16 */
573 BUILD_HANDLER msa msa sti silent /* #21 */
574 BUILD_HANDLER mdmx mdmx sti silent /* #22 */
575#ifdef CONFIG_HARDWARE_WATCHPOINTS
576 /*
577 * For watch, interrupts will be enabled after the watch
578 * registers are read.
579 */
580 BUILD_HANDLER watch watch cli silent /* #23 */
581#else
582 BUILD_HANDLER watch watch sti verbose /* #23 */
583#endif
584 BUILD_HANDLER mcheck mcheck cli verbose /* #24 */
585 BUILD_HANDLER mt mt sti silent /* #25 */
586 BUILD_HANDLER dsp dsp sti silent /* #26 */
587 BUILD_HANDLER reserved reserved sti verbose /* others */
588
589 .align 5
590 LEAF(handle_ri_rdhwr_tlbp)
591 .set push
592 .set noat
593 .set noreorder
594 /* check if TLB contains a entry for EPC */
595 MFC0 k1, CP0_ENTRYHI
596 andi k1, MIPS_ENTRYHI_ASID | MIPS_ENTRYHI_ASIDX
597 MFC0 k0, CP0_EPC
598 PTR_SRL k0, _PAGE_SHIFT + 1
599 PTR_SLL k0, _PAGE_SHIFT + 1
600 or k1, k0
601 MTC0 k1, CP0_ENTRYHI
602 mtc0_tlbw_hazard
603 tlbp
604 tlb_probe_hazard
605 mfc0 k1, CP0_INDEX
606 .set pop
607 bltz k1, handle_ri /* slow path */
608 /* fall thru */
609 END(handle_ri_rdhwr_tlbp)
610
611 LEAF(handle_ri_rdhwr)
612 .set push
613 .set noat
614 .set noreorder
615 /* MIPS32: 0x7c03e83b: rdhwr v1,$29 */
616 /* microMIPS: 0x007d6b3c: rdhwr v1,$29 */
617 MFC0 k1, CP0_EPC
618#if defined(CONFIG_CPU_MICROMIPS) || defined(CONFIG_CPU_MIPS32_R2) || defined(CONFIG_CPU_MIPS64_R2)
619 and k0, k1, 1
620 beqz k0, 1f
621 xor k1, k0
622 lhu k0, (k1)
623 lhu k1, 2(k1)
624 ins k1, k0, 16, 16
625 lui k0, 0x007d
626 b docheck
627 ori k0, 0x6b3c
6281:
629 lui k0, 0x7c03
630 lw k1, (k1)
631 ori k0, 0xe83b
632#else
633 andi k0, k1, 1
634 bnez k0, handle_ri
635 lui k0, 0x7c03
636 lw k1, (k1)
637 ori k0, 0xe83b
638#endif
639 .set reorder
640docheck:
641 bne k0, k1, handle_ri /* if not ours */
642
643isrdhwr:
644 /* The insn is rdhwr. No need to check CAUSE.BD here. */
645 get_saved_sp /* k1 := current_thread_info */
646 .set noreorder
647 MFC0 k0, CP0_EPC
648#if defined(CONFIG_CPU_R3000) || defined(CONFIG_CPU_TX39XX)
649 ori k1, _THREAD_MASK
650 xori k1, _THREAD_MASK
651 LONG_L v1, TI_TP_VALUE(k1)
652 LONG_ADDIU k0, 4
653 jr k0
654 rfe
655#else
656#ifndef CONFIG_CPU_DADDI_WORKAROUNDS
657 LONG_ADDIU k0, 4 /* stall on $k0 */
658#else
659 .set at=v1
660 LONG_ADDIU k0, 4
661 .set noat
662#endif
663 MTC0 k0, CP0_EPC
664 /* I hope three instructions between MTC0 and ERET are enough... */
665 ori k1, _THREAD_MASK
666 xori k1, _THREAD_MASK
667 LONG_L v1, TI_TP_VALUE(k1)
668 .set push
669 .set arch=r4000
670 eret
671 .set pop
672#endif
673 .set pop
674 END(handle_ri_rdhwr)
675
676#ifdef CONFIG_CPU_R4X00_BUGS64
677/* A temporary overflow handler used by check_daddi(). */
678
679 __INIT
680
681 BUILD_HANDLER daddi_ov daddi_ov none silent /* #12 */
682#endif
1/*
2 * This file is subject to the terms and conditions of the GNU General Public
3 * License. See the file "COPYING" in the main directory of this archive
4 * for more details.
5 *
6 * Copyright (C) 1994 - 2000, 2001, 2003 Ralf Baechle
7 * Copyright (C) 1999, 2000 Silicon Graphics, Inc.
8 * Copyright (C) 2002, 2007 Maciej W. Rozycki
9 * Copyright (C) 2001, 2012 MIPS Technologies, Inc. All rights reserved.
10 */
11#include <linux/init.h>
12
13#include <asm/asm.h>
14#include <asm/asmmacro.h>
15#include <asm/cacheops.h>
16#include <asm/irqflags.h>
17#include <asm/regdef.h>
18#include <asm/fpregdef.h>
19#include <asm/mipsregs.h>
20#include <asm/stackframe.h>
21#include <asm/war.h>
22#include <asm/thread_info.h>
23
24#ifdef CONFIG_MIPS_MT_SMTC
25#define PANIC_PIC(msg) \
26 .set push; \
27 .set nomicromips; \
28 .set reorder; \
29 PTR_LA a0,8f; \
30 .set noat; \
31 PTR_LA AT, panic; \
32 jr AT; \
339: b 9b; \
34 .set pop; \
35 TEXT(msg)
36#endif
37
38 __INIT
39
40/*
41 * General exception vector for all other CPUs.
42 *
43 * Be careful when changing this, it has to be at most 128 bytes
44 * to fit into space reserved for the exception handler.
45 */
46NESTED(except_vec3_generic, 0, sp)
47 .set push
48 .set noat
49#if R5432_CP0_INTERRUPT_WAR
50 mfc0 k0, CP0_INDEX
51#endif
52 mfc0 k1, CP0_CAUSE
53 andi k1, k1, 0x7c
54#ifdef CONFIG_64BIT
55 dsll k1, k1, 1
56#endif
57 PTR_L k0, exception_handlers(k1)
58 jr k0
59 .set pop
60 END(except_vec3_generic)
61
62/*
63 * General exception handler for CPUs with virtual coherency exception.
64 *
65 * Be careful when changing this, it has to be at most 256 (as a special
66 * exception) bytes to fit into space reserved for the exception handler.
67 */
68NESTED(except_vec3_r4000, 0, sp)
69 .set push
70 .set arch=r4000
71 .set noat
72 mfc0 k1, CP0_CAUSE
73 li k0, 31<<2
74 andi k1, k1, 0x7c
75 .set push
76 .set noreorder
77 .set nomacro
78 beq k1, k0, handle_vced
79 li k0, 14<<2
80 beq k1, k0, handle_vcei
81#ifdef CONFIG_64BIT
82 dsll k1, k1, 1
83#endif
84 .set pop
85 PTR_L k0, exception_handlers(k1)
86 jr k0
87
88 /*
89 * Big shit, we now may have two dirty primary cache lines for the same
90 * physical address. We can safely invalidate the line pointed to by
91 * c0_badvaddr because after return from this exception handler the
92 * load / store will be re-executed.
93 */
94handle_vced:
95 MFC0 k0, CP0_BADVADDR
96 li k1, -4 # Is this ...
97 and k0, k1 # ... really needed?
98 mtc0 zero, CP0_TAGLO
99 cache Index_Store_Tag_D, (k0)
100 cache Hit_Writeback_Inv_SD, (k0)
101#ifdef CONFIG_PROC_FS
102 PTR_LA k0, vced_count
103 lw k1, (k0)
104 addiu k1, 1
105 sw k1, (k0)
106#endif
107 eret
108
109handle_vcei:
110 MFC0 k0, CP0_BADVADDR
111 cache Hit_Writeback_Inv_SD, (k0) # also cleans pi
112#ifdef CONFIG_PROC_FS
113 PTR_LA k0, vcei_count
114 lw k1, (k0)
115 addiu k1, 1
116 sw k1, (k0)
117#endif
118 eret
119 .set pop
120 END(except_vec3_r4000)
121
122 __FINIT
123
124 .align 5 /* 32 byte rollback region */
125LEAF(__r4k_wait)
126 .set push
127 .set noreorder
128 /* start of rollback region */
129 LONG_L t0, TI_FLAGS($28)
130 nop
131 andi t0, _TIF_NEED_RESCHED
132 bnez t0, 1f
133 nop
134 nop
135 nop
136#ifdef CONFIG_CPU_MICROMIPS
137 nop
138 nop
139 nop
140 nop
141#endif
142 .set arch=r4000
143 wait
144 /* end of rollback region (the region size must be power of two) */
1451:
146 jr ra
147 nop
148 .set pop
149 END(__r4k_wait)
150
151 .macro BUILD_ROLLBACK_PROLOGUE handler
152 FEXPORT(rollback_\handler)
153 .set push
154 .set noat
155 MFC0 k0, CP0_EPC
156 PTR_LA k1, __r4k_wait
157 ori k0, 0x1f /* 32 byte rollback region */
158 xori k0, 0x1f
159 bne k0, k1, 9f
160 MTC0 k0, CP0_EPC
1619:
162 .set pop
163 .endm
164
165 .align 5
166BUILD_ROLLBACK_PROLOGUE handle_int
167NESTED(handle_int, PT_SIZE, sp)
168#ifdef CONFIG_TRACE_IRQFLAGS
169 /*
170 * Check to see if the interrupted code has just disabled
171 * interrupts and ignore this interrupt for now if so.
172 *
173 * local_irq_disable() disables interrupts and then calls
174 * trace_hardirqs_off() to track the state. If an interrupt is taken
175 * after interrupts are disabled but before the state is updated
176 * it will appear to restore_all that it is incorrectly returning with
177 * interrupts disabled
178 */
179 .set push
180 .set noat
181 mfc0 k0, CP0_STATUS
182#if defined(CONFIG_CPU_R3000) || defined(CONFIG_CPU_TX39XX)
183 and k0, ST0_IEP
184 bnez k0, 1f
185
186 mfc0 k0, CP0_EPC
187 .set noreorder
188 j k0
189 rfe
190#else
191 and k0, ST0_IE
192 bnez k0, 1f
193
194 eret
195#endif
1961:
197 .set pop
198#endif
199 SAVE_ALL
200 CLI
201 TRACE_IRQS_OFF
202
203 LONG_L s0, TI_REGS($28)
204 LONG_S sp, TI_REGS($28)
205 PTR_LA ra, ret_from_irq
206 PTR_LA v0, plat_irq_dispatch
207 jr v0
208#ifdef CONFIG_CPU_MICROMIPS
209 nop
210#endif
211 END(handle_int)
212
213 __INIT
214
215/*
216 * Special interrupt vector for MIPS64 ISA & embedded MIPS processors.
217 * This is a dedicated interrupt exception vector which reduces the
218 * interrupt processing overhead. The jump instruction will be replaced
219 * at the initialization time.
220 *
221 * Be careful when changing this, it has to be at most 128 bytes
222 * to fit into space reserved for the exception handler.
223 */
224NESTED(except_vec4, 0, sp)
2251: j 1b /* Dummy, will be replaced */
226 END(except_vec4)
227
228/*
229 * EJTAG debug exception handler.
230 * The EJTAG debug exception entry point is 0xbfc00480, which
231 * normally is in the boot PROM, so the boot PROM must do an
232 * unconditional jump to this vector.
233 */
234NESTED(except_vec_ejtag_debug, 0, sp)
235 j ejtag_debug_handler
236#ifdef CONFIG_CPU_MICROMIPS
237 nop
238#endif
239 END(except_vec_ejtag_debug)
240
241 __FINIT
242
243/*
244 * Vectored interrupt handler.
245 * This prototype is copied to ebase + n*IntCtl.VS and patched
246 * to invoke the handler
247 */
248BUILD_ROLLBACK_PROLOGUE except_vec_vi
249NESTED(except_vec_vi, 0, sp)
250 SAVE_SOME
251 SAVE_AT
252 .set push
253 .set noreorder
254#ifdef CONFIG_MIPS_MT_SMTC
255 /*
256 * To keep from blindly blocking *all* interrupts
257 * during service by SMTC kernel, we also want to
258 * pass the IM value to be cleared.
259 */
260FEXPORT(except_vec_vi_mori)
261 ori a0, $0, 0
262#endif /* CONFIG_MIPS_MT_SMTC */
263 PTR_LA v1, except_vec_vi_handler
264FEXPORT(except_vec_vi_lui)
265 lui v0, 0 /* Patched */
266 jr v1
267FEXPORT(except_vec_vi_ori)
268 ori v0, 0 /* Patched */
269 .set pop
270 END(except_vec_vi)
271EXPORT(except_vec_vi_end)
272
273/*
274 * Common Vectored Interrupt code
275 * Complete the register saves and invoke the handler which is passed in $v0
276 */
277NESTED(except_vec_vi_handler, 0, sp)
278 SAVE_TEMP
279 SAVE_STATIC
280#ifdef CONFIG_MIPS_MT_SMTC
281 /*
282 * SMTC has an interesting problem that interrupts are level-triggered,
283 * and the CLI macro will clear EXL, potentially causing a duplicate
284 * interrupt service invocation. So we need to clear the associated
285 * IM bit of Status prior to doing CLI, and restore it after the
286 * service routine has been invoked - we must assume that the
287 * service routine will have cleared the state, and any active
288 * level represents a new or otherwised unserviced event...
289 */
290 mfc0 t1, CP0_STATUS
291 and t0, a0, t1
292#ifdef CONFIG_MIPS_MT_SMTC_IM_BACKSTOP
293 mfc0 t2, CP0_TCCONTEXT
294 or t2, t0, t2
295 mtc0 t2, CP0_TCCONTEXT
296#endif /* CONFIG_MIPS_MT_SMTC_IM_BACKSTOP */
297 xor t1, t1, t0
298 mtc0 t1, CP0_STATUS
299 _ehb
300#endif /* CONFIG_MIPS_MT_SMTC */
301 CLI
302#ifdef CONFIG_TRACE_IRQFLAGS
303 move s0, v0
304#ifdef CONFIG_MIPS_MT_SMTC
305 move s1, a0
306#endif
307 TRACE_IRQS_OFF
308#ifdef CONFIG_MIPS_MT_SMTC
309 move a0, s1
310#endif
311 move v0, s0
312#endif
313
314 LONG_L s0, TI_REGS($28)
315 LONG_S sp, TI_REGS($28)
316 PTR_LA ra, ret_from_irq
317 jr v0
318 END(except_vec_vi_handler)
319
320/*
321 * EJTAG debug exception handler.
322 */
323NESTED(ejtag_debug_handler, PT_SIZE, sp)
324 .set push
325 .set noat
326 MTC0 k0, CP0_DESAVE
327 mfc0 k0, CP0_DEBUG
328
329 sll k0, k0, 30 # Check for SDBBP.
330 bgez k0, ejtag_return
331
332 PTR_LA k0, ejtag_debug_buffer
333 LONG_S k1, 0(k0)
334 SAVE_ALL
335 move a0, sp
336 jal ejtag_exception_handler
337 RESTORE_ALL
338 PTR_LA k0, ejtag_debug_buffer
339 LONG_L k1, 0(k0)
340
341ejtag_return:
342 MFC0 k0, CP0_DESAVE
343 .set mips32
344 deret
345 .set pop
346 END(ejtag_debug_handler)
347
348/*
349 * This buffer is reserved for the use of the EJTAG debug
350 * handler.
351 */
352 .data
353EXPORT(ejtag_debug_buffer)
354 .fill LONGSIZE
355 .previous
356
357 __INIT
358
359/*
360 * NMI debug exception handler for MIPS reference boards.
361 * The NMI debug exception entry point is 0xbfc00000, which
362 * normally is in the boot PROM, so the boot PROM must do a
363 * unconditional jump to this vector.
364 */
365NESTED(except_vec_nmi, 0, sp)
366 j nmi_handler
367#ifdef CONFIG_CPU_MICROMIPS
368 nop
369#endif
370 END(except_vec_nmi)
371
372 __FINIT
373
374NESTED(nmi_handler, PT_SIZE, sp)
375 .set push
376 .set noat
377 /*
378 * Clear ERL - restore segment mapping
379 * Clear BEV - required for page fault exception handler to work
380 */
381 mfc0 k0, CP0_STATUS
382 ori k0, k0, ST0_EXL
383 li k1, ~(ST0_BEV | ST0_ERL)
384 and k0, k0, k1
385 mtc0 k0, CP0_STATUS
386 _ehb
387 SAVE_ALL
388 move a0, sp
389 jal nmi_exception_handler
390 /* nmi_exception_handler never returns */
391 .set pop
392 END(nmi_handler)
393
394 .macro __build_clear_none
395 .endm
396
397 .macro __build_clear_sti
398 TRACE_IRQS_ON
399 STI
400 .endm
401
402 .macro __build_clear_cli
403 CLI
404 TRACE_IRQS_OFF
405 .endm
406
407 .macro __build_clear_fpe
408 .set push
409 /* gas fails to assemble cfc1 for some archs (octeon).*/ \
410 .set mips1
411 cfc1 a1, fcr31
412 li a2, ~(0x3f << 12)
413 and a2, a1
414 ctc1 a2, fcr31
415 .set pop
416 TRACE_IRQS_ON
417 STI
418 .endm
419
420 .macro __build_clear_ade
421 MFC0 t0, CP0_BADVADDR
422 PTR_S t0, PT_BVADDR(sp)
423 KMODE
424 .endm
425
426 .macro __BUILD_silent exception
427 .endm
428
429 /* Gas tries to parse the PRINT argument as a string containing
430 string escapes and emits bogus warnings if it believes to
431 recognize an unknown escape code. So make the arguments
432 start with an n and gas will believe \n is ok ... */
433 .macro __BUILD_verbose nexception
434 LONG_L a1, PT_EPC(sp)
435#ifdef CONFIG_32BIT
436 PRINT("Got \nexception at %08lx\012")
437#endif
438#ifdef CONFIG_64BIT
439 PRINT("Got \nexception at %016lx\012")
440#endif
441 .endm
442
443 .macro __BUILD_count exception
444 LONG_L t0,exception_count_\exception
445 LONG_ADDIU t0, 1
446 LONG_S t0,exception_count_\exception
447 .comm exception_count\exception, 8, 8
448 .endm
449
450 .macro __BUILD_HANDLER exception handler clear verbose ext
451 .align 5
452 NESTED(handle_\exception, PT_SIZE, sp)
453 .set noat
454 SAVE_ALL
455 FEXPORT(handle_\exception\ext)
456 __BUILD_clear_\clear
457 .set at
458 __BUILD_\verbose \exception
459 move a0, sp
460 PTR_LA ra, ret_from_exception
461 j do_\handler
462 END(handle_\exception)
463 .endm
464
465 .macro BUILD_HANDLER exception handler clear verbose
466 __BUILD_HANDLER \exception \handler \clear \verbose _int
467 .endm
468
469 BUILD_HANDLER adel ade ade silent /* #4 */
470 BUILD_HANDLER ades ade ade silent /* #5 */
471 BUILD_HANDLER ibe be cli silent /* #6 */
472 BUILD_HANDLER dbe be cli silent /* #7 */
473 BUILD_HANDLER bp bp sti silent /* #9 */
474 BUILD_HANDLER ri ri sti silent /* #10 */
475 BUILD_HANDLER cpu cpu sti silent /* #11 */
476 BUILD_HANDLER ov ov sti silent /* #12 */
477 BUILD_HANDLER tr tr sti silent /* #13 */
478 BUILD_HANDLER msa_fpe msa_fpe sti silent /* #14 */
479 BUILD_HANDLER fpe fpe fpe silent /* #15 */
480 BUILD_HANDLER ftlb ftlb none silent /* #16 */
481 BUILD_HANDLER msa msa sti silent /* #21 */
482 BUILD_HANDLER mdmx mdmx sti silent /* #22 */
483#ifdef CONFIG_HARDWARE_WATCHPOINTS
484 /*
485 * For watch, interrupts will be enabled after the watch
486 * registers are read.
487 */
488 BUILD_HANDLER watch watch cli silent /* #23 */
489#else
490 BUILD_HANDLER watch watch sti verbose /* #23 */
491#endif
492 BUILD_HANDLER mcheck mcheck cli verbose /* #24 */
493 BUILD_HANDLER mt mt sti silent /* #25 */
494 BUILD_HANDLER dsp dsp sti silent /* #26 */
495 BUILD_HANDLER reserved reserved sti verbose /* others */
496
497 .align 5
498 LEAF(handle_ri_rdhwr_vivt)
499#ifdef CONFIG_MIPS_MT_SMTC
500 PANIC_PIC("handle_ri_rdhwr_vivt called")
501#else
502 .set push
503 .set noat
504 .set noreorder
505 /* check if TLB contains a entry for EPC */
506 MFC0 k1, CP0_ENTRYHI
507 andi k1, 0xff /* ASID_MASK */
508 MFC0 k0, CP0_EPC
509 PTR_SRL k0, _PAGE_SHIFT + 1
510 PTR_SLL k0, _PAGE_SHIFT + 1
511 or k1, k0
512 MTC0 k1, CP0_ENTRYHI
513 mtc0_tlbw_hazard
514 tlbp
515 tlb_probe_hazard
516 mfc0 k1, CP0_INDEX
517 .set pop
518 bltz k1, handle_ri /* slow path */
519 /* fall thru */
520#endif
521 END(handle_ri_rdhwr_vivt)
522
523 LEAF(handle_ri_rdhwr)
524 .set push
525 .set noat
526 .set noreorder
527 /* MIPS32: 0x7c03e83b: rdhwr v1,$29 */
528 /* microMIPS: 0x007d6b3c: rdhwr v1,$29 */
529 MFC0 k1, CP0_EPC
530#if defined(CONFIG_CPU_MICROMIPS) || defined(CONFIG_CPU_MIPS32_R2) || defined(CONFIG_CPU_MIPS64_R2)
531 and k0, k1, 1
532 beqz k0, 1f
533 xor k1, k0
534 lhu k0, (k1)
535 lhu k1, 2(k1)
536 ins k1, k0, 16, 16
537 lui k0, 0x007d
538 b docheck
539 ori k0, 0x6b3c
5401:
541 lui k0, 0x7c03
542 lw k1, (k1)
543 ori k0, 0xe83b
544#else
545 andi k0, k1, 1
546 bnez k0, handle_ri
547 lui k0, 0x7c03
548 lw k1, (k1)
549 ori k0, 0xe83b
550#endif
551 .set reorder
552docheck:
553 bne k0, k1, handle_ri /* if not ours */
554
555isrdhwr:
556 /* The insn is rdhwr. No need to check CAUSE.BD here. */
557 get_saved_sp /* k1 := current_thread_info */
558 .set noreorder
559 MFC0 k0, CP0_EPC
560#if defined(CONFIG_CPU_R3000) || defined(CONFIG_CPU_TX39XX)
561 ori k1, _THREAD_MASK
562 xori k1, _THREAD_MASK
563 LONG_L v1, TI_TP_VALUE(k1)
564 LONG_ADDIU k0, 4
565 jr k0
566 rfe
567#else
568#ifndef CONFIG_CPU_DADDI_WORKAROUNDS
569 LONG_ADDIU k0, 4 /* stall on $k0 */
570#else
571 .set at=v1
572 LONG_ADDIU k0, 4
573 .set noat
574#endif
575 MTC0 k0, CP0_EPC
576 /* I hope three instructions between MTC0 and ERET are enough... */
577 ori k1, _THREAD_MASK
578 xori k1, _THREAD_MASK
579 LONG_L v1, TI_TP_VALUE(k1)
580 .set arch=r4000
581 eret
582 .set mips0
583#endif
584 .set pop
585 END(handle_ri_rdhwr)
586
587#ifdef CONFIG_64BIT
588/* A temporary overflow handler used by check_daddi(). */
589
590 __INIT
591
592 BUILD_HANDLER daddi_ov daddi_ov none silent /* #12 */
593#endif