Loading...
1#ifndef __DT_BINDINGS_POWER_RK3288_POWER_H__
2#define __DT_BINDINGS_POWER_RK3288_POWER_H__
3
4/**
5 * RK3288 Power Domain and Voltage Domain Summary.
6 */
7
8/* VD_CORE */
9#define RK3288_PD_A17_0 0
10#define RK3288_PD_A17_1 1
11#define RK3288_PD_A17_2 2
12#define RK3288_PD_A17_3 3
13#define RK3288_PD_SCU 4
14#define RK3288_PD_DEBUG 5
15#define RK3288_PD_MEM 6
16
17/* VD_LOGIC */
18#define RK3288_PD_BUS 7
19#define RK3288_PD_PERI 8
20#define RK3288_PD_VIO 9
21#define RK3288_PD_ALIVE 10
22#define RK3288_PD_HEVC 11
23#define RK3288_PD_VIDEO 12
24
25/* VD_GPU */
26#define RK3288_PD_GPU 13
27
28/* VD_PMU */
29#define RK3288_PD_PMU 14
30
31#endif
1/* SPDX-License-Identifier: GPL-2.0 */
2#ifndef __DT_BINDINGS_POWER_RK3288_POWER_H__
3#define __DT_BINDINGS_POWER_RK3288_POWER_H__
4
5/**
6 * RK3288 Power Domain and Voltage Domain Summary.
7 */
8
9/* VD_CORE */
10#define RK3288_PD_A17_0 0
11#define RK3288_PD_A17_1 1
12#define RK3288_PD_A17_2 2
13#define RK3288_PD_A17_3 3
14#define RK3288_PD_SCU 4
15#define RK3288_PD_DEBUG 5
16#define RK3288_PD_MEM 6
17
18/* VD_LOGIC */
19#define RK3288_PD_BUS 7
20#define RK3288_PD_PERI 8
21#define RK3288_PD_VIO 9
22#define RK3288_PD_ALIVE 10
23#define RK3288_PD_HEVC 11
24#define RK3288_PD_VIDEO 12
25
26/* VD_GPU */
27#define RK3288_PD_GPU 13
28
29/* VD_PMU */
30#define RK3288_PD_PMU 14
31
32#endif