Loading...
1/*
2 * Copyright (c) 2012-2013, NVIDIA Corporation.
3 *
4 * This program is free software; you can redistribute it and/or modify it
5 * under the terms and conditions of the GNU General Public License,
6 * version 2, as published by the Free Software Foundation.
7 *
8 * This program is distributed in the hope it will be useful, but WITHOUT
9 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
10 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
11 * more details.
12 *
13 * You should have received a copy of the GNU General Public License
14 * along with this program. If not, see <http://www.gnu.org/licenses/>.
15 */
16
17#ifndef HOST1X_DEV_H
18#define HOST1X_DEV_H
19
20#include <linux/platform_device.h>
21#include <linux/device.h>
22
23#include "channel.h"
24#include "syncpt.h"
25#include "intr.h"
26#include "cdma.h"
27#include "job.h"
28
29struct host1x_syncpt;
30struct host1x_syncpt_base;
31struct host1x_channel;
32struct host1x_cdma;
33struct host1x_job;
34struct push_buffer;
35struct output;
36struct dentry;
37
38struct host1x_channel_ops {
39 int (*init)(struct host1x_channel *channel, struct host1x *host,
40 unsigned int id);
41 int (*submit)(struct host1x_job *job);
42};
43
44struct host1x_cdma_ops {
45 void (*start)(struct host1x_cdma *cdma);
46 void (*stop)(struct host1x_cdma *cdma);
47 void (*flush)(struct host1x_cdma *cdma);
48 int (*timeout_init)(struct host1x_cdma *cdma, u32 syncpt_id);
49 void (*timeout_destroy)(struct host1x_cdma *cdma);
50 void (*freeze)(struct host1x_cdma *cdma);
51 void (*resume)(struct host1x_cdma *cdma, u32 getptr);
52 void (*timeout_cpu_incr)(struct host1x_cdma *cdma, u32 getptr,
53 u32 syncpt_incrs, u32 syncval, u32 nr_slots);
54};
55
56struct host1x_pushbuffer_ops {
57 void (*init)(struct push_buffer *pb);
58};
59
60struct host1x_debug_ops {
61 void (*debug_init)(struct dentry *de);
62 void (*show_channel_cdma)(struct host1x *host,
63 struct host1x_channel *ch,
64 struct output *o);
65 void (*show_channel_fifo)(struct host1x *host,
66 struct host1x_channel *ch,
67 struct output *o);
68 void (*show_mlocks)(struct host1x *host, struct output *output);
69
70};
71
72struct host1x_syncpt_ops {
73 void (*restore)(struct host1x_syncpt *syncpt);
74 void (*restore_wait_base)(struct host1x_syncpt *syncpt);
75 void (*load_wait_base)(struct host1x_syncpt *syncpt);
76 u32 (*load)(struct host1x_syncpt *syncpt);
77 int (*cpu_incr)(struct host1x_syncpt *syncpt);
78 int (*patch_wait)(struct host1x_syncpt *syncpt, void *patch_addr);
79};
80
81struct host1x_intr_ops {
82 int (*init_host_sync)(struct host1x *host, u32 cpm,
83 void (*syncpt_thresh_work)(struct work_struct *work));
84 void (*set_syncpt_threshold)(
85 struct host1x *host, u32 id, u32 thresh);
86 void (*enable_syncpt_intr)(struct host1x *host, u32 id);
87 void (*disable_syncpt_intr)(struct host1x *host, u32 id);
88 void (*disable_all_syncpt_intrs)(struct host1x *host);
89 int (*free_syncpt_irq)(struct host1x *host);
90};
91
92struct host1x_info {
93 int nb_channels; /* host1x: num channels supported */
94 int nb_pts; /* host1x: num syncpoints supported */
95 int nb_bases; /* host1x: num syncpoints supported */
96 int nb_mlocks; /* host1x: number of mlocks */
97 int (*init)(struct host1x *); /* initialize per SoC ops */
98 int sync_offset;
99 u64 dma_mask; /* mask of addressable memory */
100};
101
102struct host1x {
103 const struct host1x_info *info;
104
105 void __iomem *regs;
106 struct host1x_syncpt *syncpt;
107 struct host1x_syncpt_base *bases;
108 struct device *dev;
109 struct clk *clk;
110
111 struct mutex intr_mutex;
112 struct workqueue_struct *intr_wq;
113 int intr_syncpt_irq;
114
115 const struct host1x_syncpt_ops *syncpt_op;
116 const struct host1x_intr_ops *intr_op;
117 const struct host1x_channel_ops *channel_op;
118 const struct host1x_cdma_ops *cdma_op;
119 const struct host1x_pushbuffer_ops *cdma_pb_op;
120 const struct host1x_debug_ops *debug_op;
121
122 struct host1x_syncpt *nop_sp;
123
124 struct mutex chlist_mutex;
125 struct host1x_channel chlist;
126 unsigned long allocated_channels;
127 unsigned int num_allocated_channels;
128
129 struct dentry *debugfs;
130
131 struct mutex devices_lock;
132 struct list_head devices;
133
134 struct list_head list;
135};
136
137void host1x_sync_writel(struct host1x *host1x, u32 r, u32 v);
138u32 host1x_sync_readl(struct host1x *host1x, u32 r);
139void host1x_ch_writel(struct host1x_channel *ch, u32 r, u32 v);
140u32 host1x_ch_readl(struct host1x_channel *ch, u32 r);
141
142static inline void host1x_hw_syncpt_restore(struct host1x *host,
143 struct host1x_syncpt *sp)
144{
145 host->syncpt_op->restore(sp);
146}
147
148static inline void host1x_hw_syncpt_restore_wait_base(struct host1x *host,
149 struct host1x_syncpt *sp)
150{
151 host->syncpt_op->restore_wait_base(sp);
152}
153
154static inline void host1x_hw_syncpt_load_wait_base(struct host1x *host,
155 struct host1x_syncpt *sp)
156{
157 host->syncpt_op->load_wait_base(sp);
158}
159
160static inline u32 host1x_hw_syncpt_load(struct host1x *host,
161 struct host1x_syncpt *sp)
162{
163 return host->syncpt_op->load(sp);
164}
165
166static inline int host1x_hw_syncpt_cpu_incr(struct host1x *host,
167 struct host1x_syncpt *sp)
168{
169 return host->syncpt_op->cpu_incr(sp);
170}
171
172static inline int host1x_hw_syncpt_patch_wait(struct host1x *host,
173 struct host1x_syncpt *sp,
174 void *patch_addr)
175{
176 return host->syncpt_op->patch_wait(sp, patch_addr);
177}
178
179static inline int host1x_hw_intr_init_host_sync(struct host1x *host, u32 cpm,
180 void (*syncpt_thresh_work)(struct work_struct *))
181{
182 return host->intr_op->init_host_sync(host, cpm, syncpt_thresh_work);
183}
184
185static inline void host1x_hw_intr_set_syncpt_threshold(struct host1x *host,
186 u32 id, u32 thresh)
187{
188 host->intr_op->set_syncpt_threshold(host, id, thresh);
189}
190
191static inline void host1x_hw_intr_enable_syncpt_intr(struct host1x *host,
192 u32 id)
193{
194 host->intr_op->enable_syncpt_intr(host, id);
195}
196
197static inline void host1x_hw_intr_disable_syncpt_intr(struct host1x *host,
198 u32 id)
199{
200 host->intr_op->disable_syncpt_intr(host, id);
201}
202
203static inline void host1x_hw_intr_disable_all_syncpt_intrs(struct host1x *host)
204{
205 host->intr_op->disable_all_syncpt_intrs(host);
206}
207
208static inline int host1x_hw_intr_free_syncpt_irq(struct host1x *host)
209{
210 return host->intr_op->free_syncpt_irq(host);
211}
212
213static inline int host1x_hw_channel_init(struct host1x *host,
214 struct host1x_channel *channel,
215 int chid)
216{
217 return host->channel_op->init(channel, host, chid);
218}
219
220static inline int host1x_hw_channel_submit(struct host1x *host,
221 struct host1x_job *job)
222{
223 return host->channel_op->submit(job);
224}
225
226static inline void host1x_hw_cdma_start(struct host1x *host,
227 struct host1x_cdma *cdma)
228{
229 host->cdma_op->start(cdma);
230}
231
232static inline void host1x_hw_cdma_stop(struct host1x *host,
233 struct host1x_cdma *cdma)
234{
235 host->cdma_op->stop(cdma);
236}
237
238static inline void host1x_hw_cdma_flush(struct host1x *host,
239 struct host1x_cdma *cdma)
240{
241 host->cdma_op->flush(cdma);
242}
243
244static inline int host1x_hw_cdma_timeout_init(struct host1x *host,
245 struct host1x_cdma *cdma,
246 u32 syncpt_id)
247{
248 return host->cdma_op->timeout_init(cdma, syncpt_id);
249}
250
251static inline void host1x_hw_cdma_timeout_destroy(struct host1x *host,
252 struct host1x_cdma *cdma)
253{
254 host->cdma_op->timeout_destroy(cdma);
255}
256
257static inline void host1x_hw_cdma_freeze(struct host1x *host,
258 struct host1x_cdma *cdma)
259{
260 host->cdma_op->freeze(cdma);
261}
262
263static inline void host1x_hw_cdma_resume(struct host1x *host,
264 struct host1x_cdma *cdma, u32 getptr)
265{
266 host->cdma_op->resume(cdma, getptr);
267}
268
269static inline void host1x_hw_cdma_timeout_cpu_incr(struct host1x *host,
270 struct host1x_cdma *cdma,
271 u32 getptr,
272 u32 syncpt_incrs,
273 u32 syncval, u32 nr_slots)
274{
275 host->cdma_op->timeout_cpu_incr(cdma, getptr, syncpt_incrs, syncval,
276 nr_slots);
277}
278
279static inline void host1x_hw_pushbuffer_init(struct host1x *host,
280 struct push_buffer *pb)
281{
282 host->cdma_pb_op->init(pb);
283}
284
285static inline void host1x_hw_debug_init(struct host1x *host, struct dentry *de)
286{
287 if (host->debug_op && host->debug_op->debug_init)
288 host->debug_op->debug_init(de);
289}
290
291static inline void host1x_hw_show_channel_cdma(struct host1x *host,
292 struct host1x_channel *channel,
293 struct output *o)
294{
295 host->debug_op->show_channel_cdma(host, channel, o);
296}
297
298static inline void host1x_hw_show_channel_fifo(struct host1x *host,
299 struct host1x_channel *channel,
300 struct output *o)
301{
302 host->debug_op->show_channel_fifo(host, channel, o);
303}
304
305static inline void host1x_hw_show_mlocks(struct host1x *host, struct output *o)
306{
307 host->debug_op->show_mlocks(host, o);
308}
309
310extern struct platform_driver tegra_mipi_driver;
311
312#endif
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * Copyright (c) 2012-2015, NVIDIA Corporation.
4 */
5
6#ifndef HOST1X_DEV_H
7#define HOST1X_DEV_H
8
9#include <linux/device.h>
10#include <linux/iommu.h>
11#include <linux/iova.h>
12#include <linux/platform_device.h>
13#include <linux/reset.h>
14
15#include "cdma.h"
16#include "channel.h"
17#include "context.h"
18#include "intr.h"
19#include "job.h"
20#include "syncpt.h"
21
22struct host1x_syncpt;
23struct host1x_syncpt_base;
24struct host1x_channel;
25struct host1x_cdma;
26struct host1x_job;
27struct push_buffer;
28struct output;
29struct dentry;
30
31struct host1x_channel_ops {
32 int (*init)(struct host1x_channel *channel, struct host1x *host,
33 unsigned int id);
34 int (*submit)(struct host1x_job *job);
35};
36
37struct host1x_cdma_ops {
38 void (*start)(struct host1x_cdma *cdma);
39 void (*stop)(struct host1x_cdma *cdma);
40 void (*flush)(struct host1x_cdma *cdma);
41 int (*timeout_init)(struct host1x_cdma *cdma);
42 void (*timeout_destroy)(struct host1x_cdma *cdma);
43 void (*freeze)(struct host1x_cdma *cdma);
44 void (*resume)(struct host1x_cdma *cdma, u32 getptr);
45 void (*timeout_cpu_incr)(struct host1x_cdma *cdma, u32 getptr,
46 u32 syncpt_incrs, u32 syncval, u32 nr_slots);
47};
48
49struct host1x_pushbuffer_ops {
50 void (*init)(struct push_buffer *pb);
51};
52
53struct host1x_debug_ops {
54 void (*debug_init)(struct dentry *de);
55 void (*show_channel_cdma)(struct host1x *host,
56 struct host1x_channel *ch,
57 struct output *o);
58 void (*show_channel_fifo)(struct host1x *host,
59 struct host1x_channel *ch,
60 struct output *o);
61 void (*show_mlocks)(struct host1x *host, struct output *output);
62
63};
64
65struct host1x_syncpt_ops {
66 void (*restore)(struct host1x_syncpt *syncpt);
67 void (*restore_wait_base)(struct host1x_syncpt *syncpt);
68 void (*load_wait_base)(struct host1x_syncpt *syncpt);
69 u32 (*load)(struct host1x_syncpt *syncpt);
70 int (*cpu_incr)(struct host1x_syncpt *syncpt);
71 void (*assign_to_channel)(struct host1x_syncpt *syncpt,
72 struct host1x_channel *channel);
73 void (*enable_protection)(struct host1x *host);
74};
75
76struct host1x_intr_ops {
77 int (*init_host_sync)(struct host1x *host, u32 cpm);
78 void (*set_syncpt_threshold)(
79 struct host1x *host, unsigned int id, u32 thresh);
80 void (*enable_syncpt_intr)(struct host1x *host, unsigned int id);
81 void (*disable_syncpt_intr)(struct host1x *host, unsigned int id);
82 void (*disable_all_syncpt_intrs)(struct host1x *host);
83 int (*free_syncpt_irq)(struct host1x *host);
84};
85
86struct host1x_sid_entry {
87 unsigned int base;
88 unsigned int offset;
89 unsigned int limit;
90};
91
92struct host1x_table_desc {
93 unsigned int base;
94 unsigned int count;
95};
96
97struct host1x_info {
98 unsigned int nb_channels; /* host1x: number of channels supported */
99 unsigned int nb_pts; /* host1x: number of syncpoints supported */
100 unsigned int nb_bases; /* host1x: number of syncpoint bases supported */
101 unsigned int nb_mlocks; /* host1x: number of mlocks supported */
102 int (*init)(struct host1x *host1x); /* initialize per SoC ops */
103 unsigned int sync_offset; /* offset of syncpoint registers */
104 u64 dma_mask; /* mask of addressable memory */
105 bool has_wide_gather; /* supports GATHER_W opcode */
106 bool has_hypervisor; /* has hypervisor registers */
107 bool has_common; /* has common registers separate from hypervisor */
108 unsigned int num_sid_entries;
109 const struct host1x_sid_entry *sid_table;
110 struct host1x_table_desc streamid_vm_table;
111 struct host1x_table_desc classid_vm_table;
112 struct host1x_table_desc mmio_vm_table;
113 /*
114 * On T20-T148, the boot chain may setup DC to increment syncpoints
115 * 26/27 on VBLANK. As such we cannot use these syncpoints until
116 * the display driver disables VBLANK increments.
117 */
118 bool reserve_vblank_syncpts;
119 /*
120 * On Tegra186, secure world applications may require access to
121 * host1x during suspend/resume. To allow this, we need to leave
122 * host1x not in reset.
123 */
124 bool skip_reset_assert;
125};
126
127struct host1x {
128 const struct host1x_info *info;
129
130 void __iomem *regs;
131 void __iomem *hv_regs; /* hypervisor region */
132 void __iomem *common_regs;
133 int syncpt_irqs[8];
134 int num_syncpt_irqs;
135 struct host1x_syncpt *syncpt;
136 struct host1x_syncpt_base *bases;
137 struct device *dev;
138 struct clk *clk;
139 struct reset_control_bulk_data resets[2];
140 unsigned int nresets;
141
142 struct iommu_group *group;
143 struct iommu_domain *domain;
144 struct iova_domain iova;
145 dma_addr_t iova_end;
146
147 struct mutex intr_mutex;
148
149 const struct host1x_syncpt_ops *syncpt_op;
150 const struct host1x_intr_ops *intr_op;
151 const struct host1x_channel_ops *channel_op;
152 const struct host1x_cdma_ops *cdma_op;
153 const struct host1x_pushbuffer_ops *cdma_pb_op;
154 const struct host1x_debug_ops *debug_op;
155
156 struct host1x_syncpt *nop_sp;
157
158 struct mutex syncpt_mutex;
159
160 struct host1x_channel_list channel_list;
161 struct host1x_memory_context_list context_list;
162
163 struct dentry *debugfs;
164
165 struct mutex devices_lock;
166 struct list_head devices;
167
168 struct list_head list;
169
170 struct device_dma_parameters dma_parms;
171
172 struct host1x_bo_cache cache;
173};
174
175void host1x_common_writel(struct host1x *host1x, u32 v, u32 r);
176void host1x_hypervisor_writel(struct host1x *host1x, u32 r, u32 v);
177u32 host1x_hypervisor_readl(struct host1x *host1x, u32 r);
178void host1x_sync_writel(struct host1x *host1x, u32 r, u32 v);
179u32 host1x_sync_readl(struct host1x *host1x, u32 r);
180void host1x_ch_writel(struct host1x_channel *ch, u32 r, u32 v);
181u32 host1x_ch_readl(struct host1x_channel *ch, u32 r);
182
183static inline void host1x_hw_syncpt_restore(struct host1x *host,
184 struct host1x_syncpt *sp)
185{
186 host->syncpt_op->restore(sp);
187}
188
189static inline void host1x_hw_syncpt_restore_wait_base(struct host1x *host,
190 struct host1x_syncpt *sp)
191{
192 host->syncpt_op->restore_wait_base(sp);
193}
194
195static inline void host1x_hw_syncpt_load_wait_base(struct host1x *host,
196 struct host1x_syncpt *sp)
197{
198 host->syncpt_op->load_wait_base(sp);
199}
200
201static inline u32 host1x_hw_syncpt_load(struct host1x *host,
202 struct host1x_syncpt *sp)
203{
204 return host->syncpt_op->load(sp);
205}
206
207static inline int host1x_hw_syncpt_cpu_incr(struct host1x *host,
208 struct host1x_syncpt *sp)
209{
210 return host->syncpt_op->cpu_incr(sp);
211}
212
213static inline void host1x_hw_syncpt_assign_to_channel(
214 struct host1x *host, struct host1x_syncpt *sp,
215 struct host1x_channel *ch)
216{
217 return host->syncpt_op->assign_to_channel(sp, ch);
218}
219
220static inline void host1x_hw_syncpt_enable_protection(struct host1x *host)
221{
222 return host->syncpt_op->enable_protection(host);
223}
224
225static inline int host1x_hw_intr_init_host_sync(struct host1x *host, u32 cpm)
226{
227 return host->intr_op->init_host_sync(host, cpm);
228}
229
230static inline void host1x_hw_intr_set_syncpt_threshold(struct host1x *host,
231 unsigned int id,
232 u32 thresh)
233{
234 host->intr_op->set_syncpt_threshold(host, id, thresh);
235}
236
237static inline void host1x_hw_intr_enable_syncpt_intr(struct host1x *host,
238 unsigned int id)
239{
240 host->intr_op->enable_syncpt_intr(host, id);
241}
242
243static inline void host1x_hw_intr_disable_syncpt_intr(struct host1x *host,
244 unsigned int id)
245{
246 host->intr_op->disable_syncpt_intr(host, id);
247}
248
249static inline void host1x_hw_intr_disable_all_syncpt_intrs(struct host1x *host)
250{
251 host->intr_op->disable_all_syncpt_intrs(host);
252}
253
254static inline int host1x_hw_intr_free_syncpt_irq(struct host1x *host)
255{
256 return host->intr_op->free_syncpt_irq(host);
257}
258
259static inline int host1x_hw_channel_init(struct host1x *host,
260 struct host1x_channel *channel,
261 unsigned int id)
262{
263 return host->channel_op->init(channel, host, id);
264}
265
266static inline int host1x_hw_channel_submit(struct host1x *host,
267 struct host1x_job *job)
268{
269 return host->channel_op->submit(job);
270}
271
272static inline void host1x_hw_cdma_start(struct host1x *host,
273 struct host1x_cdma *cdma)
274{
275 host->cdma_op->start(cdma);
276}
277
278static inline void host1x_hw_cdma_stop(struct host1x *host,
279 struct host1x_cdma *cdma)
280{
281 host->cdma_op->stop(cdma);
282}
283
284static inline void host1x_hw_cdma_flush(struct host1x *host,
285 struct host1x_cdma *cdma)
286{
287 host->cdma_op->flush(cdma);
288}
289
290static inline int host1x_hw_cdma_timeout_init(struct host1x *host,
291 struct host1x_cdma *cdma)
292{
293 return host->cdma_op->timeout_init(cdma);
294}
295
296static inline void host1x_hw_cdma_timeout_destroy(struct host1x *host,
297 struct host1x_cdma *cdma)
298{
299 host->cdma_op->timeout_destroy(cdma);
300}
301
302static inline void host1x_hw_cdma_freeze(struct host1x *host,
303 struct host1x_cdma *cdma)
304{
305 host->cdma_op->freeze(cdma);
306}
307
308static inline void host1x_hw_cdma_resume(struct host1x *host,
309 struct host1x_cdma *cdma, u32 getptr)
310{
311 host->cdma_op->resume(cdma, getptr);
312}
313
314static inline void host1x_hw_cdma_timeout_cpu_incr(struct host1x *host,
315 struct host1x_cdma *cdma,
316 u32 getptr,
317 u32 syncpt_incrs,
318 u32 syncval, u32 nr_slots)
319{
320 host->cdma_op->timeout_cpu_incr(cdma, getptr, syncpt_incrs, syncval,
321 nr_slots);
322}
323
324static inline void host1x_hw_pushbuffer_init(struct host1x *host,
325 struct push_buffer *pb)
326{
327 host->cdma_pb_op->init(pb);
328}
329
330static inline void host1x_hw_debug_init(struct host1x *host, struct dentry *de)
331{
332 if (host->debug_op && host->debug_op->debug_init)
333 host->debug_op->debug_init(de);
334}
335
336static inline void host1x_hw_show_channel_cdma(struct host1x *host,
337 struct host1x_channel *channel,
338 struct output *o)
339{
340 host->debug_op->show_channel_cdma(host, channel, o);
341}
342
343static inline void host1x_hw_show_channel_fifo(struct host1x *host,
344 struct host1x_channel *channel,
345 struct output *o)
346{
347 host->debug_op->show_channel_fifo(host, channel, o);
348}
349
350static inline void host1x_hw_show_mlocks(struct host1x *host, struct output *o)
351{
352 host->debug_op->show_mlocks(host, o);
353}
354
355extern struct platform_driver tegra_mipi_driver;
356
357#endif