Loading...
1/*
2 * ARM64 cacheinfo support
3 *
4 * Copyright (C) 2015 ARM Ltd.
5 * All Rights Reserved
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 *
11 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
12 * kind, whether express or implied; without even the implied warranty
13 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program. If not, see <http://www.gnu.org/licenses/>.
18 */
19
20#include <linux/bitops.h>
21#include <linux/cacheinfo.h>
22#include <linux/cpu.h>
23#include <linux/compiler.h>
24#include <linux/of.h>
25
26#include <asm/cachetype.h>
27#include <asm/processor.h>
28
29#define MAX_CACHE_LEVEL 7 /* Max 7 level supported */
30/* Ctypen, bits[3(n - 1) + 2 : 3(n - 1)], for n = 1 to 7 */
31#define CLIDR_CTYPE_SHIFT(level) (3 * (level - 1))
32#define CLIDR_CTYPE_MASK(level) (7 << CLIDR_CTYPE_SHIFT(level))
33#define CLIDR_CTYPE(clidr, level) \
34 (((clidr) & CLIDR_CTYPE_MASK(level)) >> CLIDR_CTYPE_SHIFT(level))
35
36static inline enum cache_type get_cache_type(int level)
37{
38 u64 clidr;
39
40 if (level > MAX_CACHE_LEVEL)
41 return CACHE_TYPE_NOCACHE;
42 asm volatile ("mrs %x0, clidr_el1" : "=r" (clidr));
43 return CLIDR_CTYPE(clidr, level);
44}
45
46/*
47 * Cache Size Selection Register(CSSELR) selects which Cache Size ID
48 * Register(CCSIDR) is accessible by specifying the required cache
49 * level and the cache type. We need to ensure that no one else changes
50 * CSSELR by calling this in non-preemtible context
51 */
52u64 __attribute_const__ cache_get_ccsidr(u64 csselr)
53{
54 u64 ccsidr;
55
56 WARN_ON(preemptible());
57
58 /* Put value into CSSELR */
59 asm volatile("msr csselr_el1, %x0" : : "r" (csselr));
60 isb();
61 /* Read result out of CCSIDR */
62 asm volatile("mrs %x0, ccsidr_el1" : "=r" (ccsidr));
63
64 return ccsidr;
65}
66
67static void ci_leaf_init(struct cacheinfo *this_leaf,
68 enum cache_type type, unsigned int level)
69{
70 bool is_icache = type & CACHE_TYPE_INST;
71 u64 tmp = cache_get_ccsidr((level - 1) << 1 | is_icache);
72
73 this_leaf->level = level;
74 this_leaf->type = type;
75 this_leaf->coherency_line_size = CACHE_LINESIZE(tmp);
76 this_leaf->number_of_sets = CACHE_NUMSETS(tmp);
77 this_leaf->ways_of_associativity = CACHE_ASSOCIATIVITY(tmp);
78 this_leaf->size = this_leaf->number_of_sets *
79 this_leaf->coherency_line_size * this_leaf->ways_of_associativity;
80 this_leaf->attributes =
81 ((tmp & CCSIDR_EL1_WRITE_THROUGH) ? CACHE_WRITE_THROUGH : 0) |
82 ((tmp & CCSIDR_EL1_WRITE_BACK) ? CACHE_WRITE_BACK : 0) |
83 ((tmp & CCSIDR_EL1_READ_ALLOCATE) ? CACHE_READ_ALLOCATE : 0) |
84 ((tmp & CCSIDR_EL1_WRITE_ALLOCATE) ? CACHE_WRITE_ALLOCATE : 0);
85}
86
87static int __init_cache_level(unsigned int cpu)
88{
89 unsigned int ctype, level, leaves;
90 struct cpu_cacheinfo *this_cpu_ci = get_cpu_cacheinfo(cpu);
91
92 for (level = 1, leaves = 0; level <= MAX_CACHE_LEVEL; level++) {
93 ctype = get_cache_type(level);
94 if (ctype == CACHE_TYPE_NOCACHE) {
95 level--;
96 break;
97 }
98 /* Separate instruction and data caches */
99 leaves += (ctype == CACHE_TYPE_SEPARATE) ? 2 : 1;
100 }
101
102 this_cpu_ci->num_levels = level;
103 this_cpu_ci->num_leaves = leaves;
104 return 0;
105}
106
107static int __populate_cache_leaves(unsigned int cpu)
108{
109 unsigned int level, idx;
110 enum cache_type type;
111 struct cpu_cacheinfo *this_cpu_ci = get_cpu_cacheinfo(cpu);
112 struct cacheinfo *this_leaf = this_cpu_ci->info_list;
113
114 for (idx = 0, level = 1; level <= this_cpu_ci->num_levels &&
115 idx < this_cpu_ci->num_leaves; idx++, level++) {
116 type = get_cache_type(level);
117 if (type == CACHE_TYPE_SEPARATE) {
118 ci_leaf_init(this_leaf++, CACHE_TYPE_DATA, level);
119 ci_leaf_init(this_leaf++, CACHE_TYPE_INST, level);
120 } else {
121 ci_leaf_init(this_leaf++, type, level);
122 }
123 }
124 return 0;
125}
126
127DEFINE_SMP_CALL_CACHE_FUNCTION(init_cache_level)
128DEFINE_SMP_CALL_CACHE_FUNCTION(populate_cache_leaves)
1// SPDX-License-Identifier: GPL-2.0-only
2/*
3 * ARM64 cacheinfo support
4 *
5 * Copyright (C) 2015 ARM Ltd.
6 * All Rights Reserved
7 */
8
9#include <linux/acpi.h>
10#include <linux/cacheinfo.h>
11#include <linux/of.h>
12
13#define MAX_CACHE_LEVEL 7 /* Max 7 level supported */
14
15int cache_line_size(void)
16{
17 if (coherency_max_size != 0)
18 return coherency_max_size;
19
20 return cache_line_size_of_cpu();
21}
22EXPORT_SYMBOL_GPL(cache_line_size);
23
24static inline enum cache_type get_cache_type(int level)
25{
26 u64 clidr;
27
28 if (level > MAX_CACHE_LEVEL)
29 return CACHE_TYPE_NOCACHE;
30 clidr = read_sysreg(clidr_el1);
31 return CLIDR_CTYPE(clidr, level);
32}
33
34static void ci_leaf_init(struct cacheinfo *this_leaf,
35 enum cache_type type, unsigned int level)
36{
37 this_leaf->level = level;
38 this_leaf->type = type;
39}
40
41static void detect_cache_level(unsigned int *level_p, unsigned int *leaves_p)
42{
43 unsigned int ctype, level, leaves;
44
45 for (level = 1, leaves = 0; level <= MAX_CACHE_LEVEL; level++) {
46 ctype = get_cache_type(level);
47 if (ctype == CACHE_TYPE_NOCACHE) {
48 level--;
49 break;
50 }
51 /* Separate instruction and data caches */
52 leaves += (ctype == CACHE_TYPE_SEPARATE) ? 2 : 1;
53 }
54
55 *level_p = level;
56 *leaves_p = leaves;
57}
58
59int early_cache_level(unsigned int cpu)
60{
61 struct cpu_cacheinfo *this_cpu_ci = get_cpu_cacheinfo(cpu);
62
63 detect_cache_level(&this_cpu_ci->num_levels, &this_cpu_ci->num_leaves);
64
65 return 0;
66}
67
68int init_cache_level(unsigned int cpu)
69{
70 unsigned int level, leaves;
71 int fw_level, ret;
72 struct cpu_cacheinfo *this_cpu_ci = get_cpu_cacheinfo(cpu);
73
74 detect_cache_level(&level, &leaves);
75
76 if (acpi_disabled) {
77 fw_level = of_find_last_cache_level(cpu);
78 } else {
79 ret = acpi_get_cache_info(cpu, &fw_level, NULL);
80 if (ret < 0)
81 fw_level = 0;
82 }
83
84 if (level < fw_level) {
85 /*
86 * some external caches not specified in CLIDR_EL1
87 * the information may be available in the device tree
88 * only unified external caches are considered here
89 */
90 leaves += (fw_level - level);
91 level = fw_level;
92 }
93
94 this_cpu_ci->num_levels = level;
95 this_cpu_ci->num_leaves = leaves;
96 return 0;
97}
98
99int populate_cache_leaves(unsigned int cpu)
100{
101 unsigned int level, idx;
102 enum cache_type type;
103 struct cpu_cacheinfo *this_cpu_ci = get_cpu_cacheinfo(cpu);
104 struct cacheinfo *this_leaf = this_cpu_ci->info_list;
105
106 for (idx = 0, level = 1; level <= this_cpu_ci->num_levels &&
107 idx < this_cpu_ci->num_leaves; idx++, level++) {
108 type = get_cache_type(level);
109 if (type == CACHE_TYPE_SEPARATE) {
110 ci_leaf_init(this_leaf++, CACHE_TYPE_DATA, level);
111 ci_leaf_init(this_leaf++, CACHE_TYPE_INST, level);
112 } else {
113 ci_leaf_init(this_leaf++, type, level);
114 }
115 }
116 return 0;
117}