Loading...
1/*
2 * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
3 * Copyright (C) 2010, Paul Cercueil <paul@crapouillou.net>
4 * JZ4740 SoC RTC driver
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License as published by the
8 * Free Software Foundation; either version 2 of the License, or (at your
9 * option) any later version.
10 *
11 * You should have received a copy of the GNU General Public License along
12 * with this program; if not, write to the Free Software Foundation, Inc.,
13 * 675 Mass Ave, Cambridge, MA 02139, USA.
14 *
15 */
16
17#include <linux/io.h>
18#include <linux/kernel.h>
19#include <linux/module.h>
20#include <linux/platform_device.h>
21#include <linux/rtc.h>
22#include <linux/slab.h>
23#include <linux/spinlock.h>
24
25#define JZ_REG_RTC_CTRL 0x00
26#define JZ_REG_RTC_SEC 0x04
27#define JZ_REG_RTC_SEC_ALARM 0x08
28#define JZ_REG_RTC_REGULATOR 0x0C
29#define JZ_REG_RTC_HIBERNATE 0x20
30#define JZ_REG_RTC_SCRATCHPAD 0x34
31
32#define JZ_RTC_CTRL_WRDY BIT(7)
33#define JZ_RTC_CTRL_1HZ BIT(6)
34#define JZ_RTC_CTRL_1HZ_IRQ BIT(5)
35#define JZ_RTC_CTRL_AF BIT(4)
36#define JZ_RTC_CTRL_AF_IRQ BIT(3)
37#define JZ_RTC_CTRL_AE BIT(2)
38#define JZ_RTC_CTRL_ENABLE BIT(0)
39
40struct jz4740_rtc {
41 void __iomem *base;
42
43 struct rtc_device *rtc;
44
45 int irq;
46
47 spinlock_t lock;
48};
49
50static inline uint32_t jz4740_rtc_reg_read(struct jz4740_rtc *rtc, size_t reg)
51{
52 return readl(rtc->base + reg);
53}
54
55static int jz4740_rtc_wait_write_ready(struct jz4740_rtc *rtc)
56{
57 uint32_t ctrl;
58 int timeout = 1000;
59
60 do {
61 ctrl = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_CTRL);
62 } while (!(ctrl & JZ_RTC_CTRL_WRDY) && --timeout);
63
64 return timeout ? 0 : -EIO;
65}
66
67static inline int jz4740_rtc_reg_write(struct jz4740_rtc *rtc, size_t reg,
68 uint32_t val)
69{
70 int ret;
71 ret = jz4740_rtc_wait_write_ready(rtc);
72 if (ret == 0)
73 writel(val, rtc->base + reg);
74
75 return ret;
76}
77
78static int jz4740_rtc_ctrl_set_bits(struct jz4740_rtc *rtc, uint32_t mask,
79 bool set)
80{
81 int ret;
82 unsigned long flags;
83 uint32_t ctrl;
84
85 spin_lock_irqsave(&rtc->lock, flags);
86
87 ctrl = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_CTRL);
88
89 /* Don't clear interrupt flags by accident */
90 ctrl |= JZ_RTC_CTRL_1HZ | JZ_RTC_CTRL_AF;
91
92 if (set)
93 ctrl |= mask;
94 else
95 ctrl &= ~mask;
96
97 ret = jz4740_rtc_reg_write(rtc, JZ_REG_RTC_CTRL, ctrl);
98
99 spin_unlock_irqrestore(&rtc->lock, flags);
100
101 return ret;
102}
103
104static int jz4740_rtc_read_time(struct device *dev, struct rtc_time *time)
105{
106 struct jz4740_rtc *rtc = dev_get_drvdata(dev);
107 uint32_t secs, secs2;
108 int timeout = 5;
109
110 /* If the seconds register is read while it is updated, it can contain a
111 * bogus value. This can be avoided by making sure that two consecutive
112 * reads have the same value.
113 */
114 secs = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SEC);
115 secs2 = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SEC);
116
117 while (secs != secs2 && --timeout) {
118 secs = secs2;
119 secs2 = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SEC);
120 }
121
122 if (timeout == 0)
123 return -EIO;
124
125 rtc_time_to_tm(secs, time);
126
127 return rtc_valid_tm(time);
128}
129
130static int jz4740_rtc_set_mmss(struct device *dev, unsigned long secs)
131{
132 struct jz4740_rtc *rtc = dev_get_drvdata(dev);
133
134 return jz4740_rtc_reg_write(rtc, JZ_REG_RTC_SEC, secs);
135}
136
137static int jz4740_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alrm)
138{
139 struct jz4740_rtc *rtc = dev_get_drvdata(dev);
140 uint32_t secs;
141 uint32_t ctrl;
142
143 secs = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SEC_ALARM);
144
145 ctrl = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_CTRL);
146
147 alrm->enabled = !!(ctrl & JZ_RTC_CTRL_AE);
148 alrm->pending = !!(ctrl & JZ_RTC_CTRL_AF);
149
150 rtc_time_to_tm(secs, &alrm->time);
151
152 return rtc_valid_tm(&alrm->time);
153}
154
155static int jz4740_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm)
156{
157 int ret;
158 struct jz4740_rtc *rtc = dev_get_drvdata(dev);
159 unsigned long secs;
160
161 rtc_tm_to_time(&alrm->time, &secs);
162
163 ret = jz4740_rtc_reg_write(rtc, JZ_REG_RTC_SEC_ALARM, secs);
164 if (!ret)
165 ret = jz4740_rtc_ctrl_set_bits(rtc,
166 JZ_RTC_CTRL_AE | JZ_RTC_CTRL_AF_IRQ, alrm->enabled);
167
168 return ret;
169}
170
171static int jz4740_rtc_alarm_irq_enable(struct device *dev, unsigned int enable)
172{
173 struct jz4740_rtc *rtc = dev_get_drvdata(dev);
174 return jz4740_rtc_ctrl_set_bits(rtc, JZ_RTC_CTRL_AF_IRQ, enable);
175}
176
177static struct rtc_class_ops jz4740_rtc_ops = {
178 .read_time = jz4740_rtc_read_time,
179 .set_mmss = jz4740_rtc_set_mmss,
180 .read_alarm = jz4740_rtc_read_alarm,
181 .set_alarm = jz4740_rtc_set_alarm,
182 .alarm_irq_enable = jz4740_rtc_alarm_irq_enable,
183};
184
185static irqreturn_t jz4740_rtc_irq(int irq, void *data)
186{
187 struct jz4740_rtc *rtc = data;
188 uint32_t ctrl;
189 unsigned long events = 0;
190
191 ctrl = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_CTRL);
192
193 if (ctrl & JZ_RTC_CTRL_1HZ)
194 events |= (RTC_UF | RTC_IRQF);
195
196 if (ctrl & JZ_RTC_CTRL_AF)
197 events |= (RTC_AF | RTC_IRQF);
198
199 rtc_update_irq(rtc->rtc, 1, events);
200
201 jz4740_rtc_ctrl_set_bits(rtc, JZ_RTC_CTRL_1HZ | JZ_RTC_CTRL_AF, false);
202
203 return IRQ_HANDLED;
204}
205
206void jz4740_rtc_poweroff(struct device *dev)
207{
208 struct jz4740_rtc *rtc = dev_get_drvdata(dev);
209 jz4740_rtc_reg_write(rtc, JZ_REG_RTC_HIBERNATE, 1);
210}
211EXPORT_SYMBOL_GPL(jz4740_rtc_poweroff);
212
213static int jz4740_rtc_probe(struct platform_device *pdev)
214{
215 int ret;
216 struct jz4740_rtc *rtc;
217 uint32_t scratchpad;
218 struct resource *mem;
219
220 rtc = devm_kzalloc(&pdev->dev, sizeof(*rtc), GFP_KERNEL);
221 if (!rtc)
222 return -ENOMEM;
223
224 rtc->irq = platform_get_irq(pdev, 0);
225 if (rtc->irq < 0) {
226 dev_err(&pdev->dev, "Failed to get platform irq\n");
227 return -ENOENT;
228 }
229
230 mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
231 rtc->base = devm_ioremap_resource(&pdev->dev, mem);
232 if (IS_ERR(rtc->base))
233 return PTR_ERR(rtc->base);
234
235 spin_lock_init(&rtc->lock);
236
237 platform_set_drvdata(pdev, rtc);
238
239 device_init_wakeup(&pdev->dev, 1);
240
241 rtc->rtc = devm_rtc_device_register(&pdev->dev, pdev->name,
242 &jz4740_rtc_ops, THIS_MODULE);
243 if (IS_ERR(rtc->rtc)) {
244 ret = PTR_ERR(rtc->rtc);
245 dev_err(&pdev->dev, "Failed to register rtc device: %d\n", ret);
246 return ret;
247 }
248
249 ret = devm_request_irq(&pdev->dev, rtc->irq, jz4740_rtc_irq, 0,
250 pdev->name, rtc);
251 if (ret) {
252 dev_err(&pdev->dev, "Failed to request rtc irq: %d\n", ret);
253 return ret;
254 }
255
256 scratchpad = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SCRATCHPAD);
257 if (scratchpad != 0x12345678) {
258 ret = jz4740_rtc_reg_write(rtc, JZ_REG_RTC_SCRATCHPAD, 0x12345678);
259 ret = jz4740_rtc_reg_write(rtc, JZ_REG_RTC_SEC, 0);
260 if (ret) {
261 dev_err(&pdev->dev, "Could not write write to RTC registers\n");
262 return ret;
263 }
264 }
265
266 return 0;
267}
268
269#ifdef CONFIG_PM
270static int jz4740_rtc_suspend(struct device *dev)
271{
272 struct jz4740_rtc *rtc = dev_get_drvdata(dev);
273
274 if (device_may_wakeup(dev))
275 enable_irq_wake(rtc->irq);
276 return 0;
277}
278
279static int jz4740_rtc_resume(struct device *dev)
280{
281 struct jz4740_rtc *rtc = dev_get_drvdata(dev);
282
283 if (device_may_wakeup(dev))
284 disable_irq_wake(rtc->irq);
285 return 0;
286}
287
288static const struct dev_pm_ops jz4740_pm_ops = {
289 .suspend = jz4740_rtc_suspend,
290 .resume = jz4740_rtc_resume,
291};
292#define JZ4740_RTC_PM_OPS (&jz4740_pm_ops)
293
294#else
295#define JZ4740_RTC_PM_OPS NULL
296#endif /* CONFIG_PM */
297
298static struct platform_driver jz4740_rtc_driver = {
299 .probe = jz4740_rtc_probe,
300 .driver = {
301 .name = "jz4740-rtc",
302 .pm = JZ4740_RTC_PM_OPS,
303 },
304};
305
306module_platform_driver(jz4740_rtc_driver);
307
308MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
309MODULE_LICENSE("GPL");
310MODULE_DESCRIPTION("RTC driver for the JZ4740 SoC\n");
311MODULE_ALIAS("platform:jz4740-rtc");
1// SPDX-License-Identifier: GPL-2.0+
2/*
3 * Copyright (C) 2009-2010, Lars-Peter Clausen <lars@metafoo.de>
4 * Copyright (C) 2010, Paul Cercueil <paul@crapouillou.net>
5 * JZ4740 SoC RTC driver
6 */
7
8#include <linux/clk.h>
9#include <linux/io.h>
10#include <linux/kernel.h>
11#include <linux/module.h>
12#include <linux/of_device.h>
13#include <linux/platform_device.h>
14#include <linux/pm_wakeirq.h>
15#include <linux/reboot.h>
16#include <linux/rtc.h>
17#include <linux/slab.h>
18#include <linux/spinlock.h>
19
20#define JZ_REG_RTC_CTRL 0x00
21#define JZ_REG_RTC_SEC 0x04
22#define JZ_REG_RTC_SEC_ALARM 0x08
23#define JZ_REG_RTC_REGULATOR 0x0C
24#define JZ_REG_RTC_HIBERNATE 0x20
25#define JZ_REG_RTC_WAKEUP_FILTER 0x24
26#define JZ_REG_RTC_RESET_COUNTER 0x28
27#define JZ_REG_RTC_SCRATCHPAD 0x34
28
29/* The following are present on the jz4780 */
30#define JZ_REG_RTC_WENR 0x3C
31#define JZ_RTC_WENR_WEN BIT(31)
32
33#define JZ_RTC_CTRL_WRDY BIT(7)
34#define JZ_RTC_CTRL_1HZ BIT(6)
35#define JZ_RTC_CTRL_1HZ_IRQ BIT(5)
36#define JZ_RTC_CTRL_AF BIT(4)
37#define JZ_RTC_CTRL_AF_IRQ BIT(3)
38#define JZ_RTC_CTRL_AE BIT(2)
39#define JZ_RTC_CTRL_ENABLE BIT(0)
40
41/* Magic value to enable writes on jz4780 */
42#define JZ_RTC_WENR_MAGIC 0xA55A
43
44#define JZ_RTC_WAKEUP_FILTER_MASK 0x0000FFE0
45#define JZ_RTC_RESET_COUNTER_MASK 0x00000FE0
46
47enum jz4740_rtc_type {
48 ID_JZ4740,
49 ID_JZ4760,
50 ID_JZ4780,
51};
52
53struct jz4740_rtc {
54 void __iomem *base;
55 enum jz4740_rtc_type type;
56
57 struct rtc_device *rtc;
58
59 spinlock_t lock;
60};
61
62static struct device *dev_for_power_off;
63
64static inline uint32_t jz4740_rtc_reg_read(struct jz4740_rtc *rtc, size_t reg)
65{
66 return readl(rtc->base + reg);
67}
68
69static int jz4740_rtc_wait_write_ready(struct jz4740_rtc *rtc)
70{
71 uint32_t ctrl;
72 int timeout = 10000;
73
74 do {
75 ctrl = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_CTRL);
76 } while (!(ctrl & JZ_RTC_CTRL_WRDY) && --timeout);
77
78 return timeout ? 0 : -EIO;
79}
80
81static inline int jz4780_rtc_enable_write(struct jz4740_rtc *rtc)
82{
83 uint32_t ctrl;
84 int ret, timeout = 10000;
85
86 ret = jz4740_rtc_wait_write_ready(rtc);
87 if (ret != 0)
88 return ret;
89
90 writel(JZ_RTC_WENR_MAGIC, rtc->base + JZ_REG_RTC_WENR);
91
92 do {
93 ctrl = readl(rtc->base + JZ_REG_RTC_WENR);
94 } while (!(ctrl & JZ_RTC_WENR_WEN) && --timeout);
95
96 return timeout ? 0 : -EIO;
97}
98
99static inline int jz4740_rtc_reg_write(struct jz4740_rtc *rtc, size_t reg,
100 uint32_t val)
101{
102 int ret = 0;
103
104 if (rtc->type >= ID_JZ4760)
105 ret = jz4780_rtc_enable_write(rtc);
106 if (ret == 0)
107 ret = jz4740_rtc_wait_write_ready(rtc);
108 if (ret == 0)
109 writel(val, rtc->base + reg);
110
111 return ret;
112}
113
114static int jz4740_rtc_ctrl_set_bits(struct jz4740_rtc *rtc, uint32_t mask,
115 bool set)
116{
117 int ret;
118 unsigned long flags;
119 uint32_t ctrl;
120
121 spin_lock_irqsave(&rtc->lock, flags);
122
123 ctrl = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_CTRL);
124
125 /* Don't clear interrupt flags by accident */
126 ctrl |= JZ_RTC_CTRL_1HZ | JZ_RTC_CTRL_AF;
127
128 if (set)
129 ctrl |= mask;
130 else
131 ctrl &= ~mask;
132
133 ret = jz4740_rtc_reg_write(rtc, JZ_REG_RTC_CTRL, ctrl);
134
135 spin_unlock_irqrestore(&rtc->lock, flags);
136
137 return ret;
138}
139
140static int jz4740_rtc_read_time(struct device *dev, struct rtc_time *time)
141{
142 struct jz4740_rtc *rtc = dev_get_drvdata(dev);
143 uint32_t secs, secs2;
144 int timeout = 5;
145
146 if (jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SCRATCHPAD) != 0x12345678)
147 return -EINVAL;
148
149 /* If the seconds register is read while it is updated, it can contain a
150 * bogus value. This can be avoided by making sure that two consecutive
151 * reads have the same value.
152 */
153 secs = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SEC);
154 secs2 = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SEC);
155
156 while (secs != secs2 && --timeout) {
157 secs = secs2;
158 secs2 = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SEC);
159 }
160
161 if (timeout == 0)
162 return -EIO;
163
164 rtc_time64_to_tm(secs, time);
165
166 return 0;
167}
168
169static int jz4740_rtc_set_time(struct device *dev, struct rtc_time *time)
170{
171 struct jz4740_rtc *rtc = dev_get_drvdata(dev);
172 int ret;
173
174 ret = jz4740_rtc_reg_write(rtc, JZ_REG_RTC_SEC, rtc_tm_to_time64(time));
175 if (ret)
176 return ret;
177
178 return jz4740_rtc_reg_write(rtc, JZ_REG_RTC_SCRATCHPAD, 0x12345678);
179}
180
181static int jz4740_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alrm)
182{
183 struct jz4740_rtc *rtc = dev_get_drvdata(dev);
184 uint32_t secs;
185 uint32_t ctrl;
186
187 secs = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_SEC_ALARM);
188
189 ctrl = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_CTRL);
190
191 alrm->enabled = !!(ctrl & JZ_RTC_CTRL_AE);
192 alrm->pending = !!(ctrl & JZ_RTC_CTRL_AF);
193
194 rtc_time64_to_tm(secs, &alrm->time);
195
196 return 0;
197}
198
199static int jz4740_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm)
200{
201 int ret;
202 struct jz4740_rtc *rtc = dev_get_drvdata(dev);
203 uint32_t secs = lower_32_bits(rtc_tm_to_time64(&alrm->time));
204
205 ret = jz4740_rtc_reg_write(rtc, JZ_REG_RTC_SEC_ALARM, secs);
206 if (!ret)
207 ret = jz4740_rtc_ctrl_set_bits(rtc,
208 JZ_RTC_CTRL_AE | JZ_RTC_CTRL_AF_IRQ, alrm->enabled);
209
210 return ret;
211}
212
213static int jz4740_rtc_alarm_irq_enable(struct device *dev, unsigned int enable)
214{
215 struct jz4740_rtc *rtc = dev_get_drvdata(dev);
216 return jz4740_rtc_ctrl_set_bits(rtc, JZ_RTC_CTRL_AF_IRQ, enable);
217}
218
219static const struct rtc_class_ops jz4740_rtc_ops = {
220 .read_time = jz4740_rtc_read_time,
221 .set_time = jz4740_rtc_set_time,
222 .read_alarm = jz4740_rtc_read_alarm,
223 .set_alarm = jz4740_rtc_set_alarm,
224 .alarm_irq_enable = jz4740_rtc_alarm_irq_enable,
225};
226
227static irqreturn_t jz4740_rtc_irq(int irq, void *data)
228{
229 struct jz4740_rtc *rtc = data;
230 uint32_t ctrl;
231 unsigned long events = 0;
232
233 ctrl = jz4740_rtc_reg_read(rtc, JZ_REG_RTC_CTRL);
234
235 if (ctrl & JZ_RTC_CTRL_1HZ)
236 events |= (RTC_UF | RTC_IRQF);
237
238 if (ctrl & JZ_RTC_CTRL_AF)
239 events |= (RTC_AF | RTC_IRQF);
240
241 rtc_update_irq(rtc->rtc, 1, events);
242
243 jz4740_rtc_ctrl_set_bits(rtc, JZ_RTC_CTRL_1HZ | JZ_RTC_CTRL_AF, false);
244
245 return IRQ_HANDLED;
246}
247
248static void jz4740_rtc_poweroff(struct device *dev)
249{
250 struct jz4740_rtc *rtc = dev_get_drvdata(dev);
251 jz4740_rtc_reg_write(rtc, JZ_REG_RTC_HIBERNATE, 1);
252}
253
254static void jz4740_rtc_power_off(void)
255{
256 jz4740_rtc_poweroff(dev_for_power_off);
257 kernel_halt();
258}
259
260static const struct of_device_id jz4740_rtc_of_match[] = {
261 { .compatible = "ingenic,jz4740-rtc", .data = (void *)ID_JZ4740 },
262 { .compatible = "ingenic,jz4760-rtc", .data = (void *)ID_JZ4760 },
263 { .compatible = "ingenic,jz4780-rtc", .data = (void *)ID_JZ4780 },
264 {},
265};
266MODULE_DEVICE_TABLE(of, jz4740_rtc_of_match);
267
268static void jz4740_rtc_set_wakeup_params(struct jz4740_rtc *rtc,
269 struct device_node *np,
270 unsigned long rate)
271{
272 unsigned long wakeup_ticks, reset_ticks;
273 unsigned int min_wakeup_pin_assert_time = 60; /* Default: 60ms */
274 unsigned int reset_pin_assert_time = 100; /* Default: 100ms */
275
276 of_property_read_u32(np, "ingenic,reset-pin-assert-time-ms",
277 &reset_pin_assert_time);
278 of_property_read_u32(np, "ingenic,min-wakeup-pin-assert-time-ms",
279 &min_wakeup_pin_assert_time);
280
281 /*
282 * Set minimum wakeup pin assertion time: 100 ms.
283 * Range is 0 to 2 sec if RTC is clocked at 32 kHz.
284 */
285 wakeup_ticks = (min_wakeup_pin_assert_time * rate) / 1000;
286 if (wakeup_ticks < JZ_RTC_WAKEUP_FILTER_MASK)
287 wakeup_ticks &= JZ_RTC_WAKEUP_FILTER_MASK;
288 else
289 wakeup_ticks = JZ_RTC_WAKEUP_FILTER_MASK;
290 jz4740_rtc_reg_write(rtc, JZ_REG_RTC_WAKEUP_FILTER, wakeup_ticks);
291
292 /*
293 * Set reset pin low-level assertion time after wakeup: 60 ms.
294 * Range is 0 to 125 ms if RTC is clocked at 32 kHz.
295 */
296 reset_ticks = (reset_pin_assert_time * rate) / 1000;
297 if (reset_ticks < JZ_RTC_RESET_COUNTER_MASK)
298 reset_ticks &= JZ_RTC_RESET_COUNTER_MASK;
299 else
300 reset_ticks = JZ_RTC_RESET_COUNTER_MASK;
301 jz4740_rtc_reg_write(rtc, JZ_REG_RTC_RESET_COUNTER, reset_ticks);
302}
303
304static int jz4740_rtc_probe(struct platform_device *pdev)
305{
306 struct device *dev = &pdev->dev;
307 struct device_node *np = dev->of_node;
308 struct jz4740_rtc *rtc;
309 unsigned long rate;
310 struct clk *clk;
311 int ret, irq;
312
313 rtc = devm_kzalloc(dev, sizeof(*rtc), GFP_KERNEL);
314 if (!rtc)
315 return -ENOMEM;
316
317 rtc->type = (enum jz4740_rtc_type)device_get_match_data(dev);
318
319 irq = platform_get_irq(pdev, 0);
320 if (irq < 0)
321 return irq;
322
323 rtc->base = devm_platform_ioremap_resource(pdev, 0);
324 if (IS_ERR(rtc->base))
325 return PTR_ERR(rtc->base);
326
327 clk = devm_clk_get_enabled(dev, "rtc");
328 if (IS_ERR(clk))
329 return dev_err_probe(dev, PTR_ERR(clk), "Failed to get RTC clock\n");
330
331 spin_lock_init(&rtc->lock);
332
333 platform_set_drvdata(pdev, rtc);
334
335 device_init_wakeup(dev, 1);
336
337 ret = dev_pm_set_wake_irq(dev, irq);
338 if (ret) {
339 dev_err(dev, "Failed to set wake irq: %d\n", ret);
340 return ret;
341 }
342
343 rtc->rtc = devm_rtc_allocate_device(dev);
344 if (IS_ERR(rtc->rtc)) {
345 ret = PTR_ERR(rtc->rtc);
346 dev_err(dev, "Failed to allocate rtc device: %d\n", ret);
347 return ret;
348 }
349
350 rtc->rtc->ops = &jz4740_rtc_ops;
351 rtc->rtc->range_max = U32_MAX;
352
353 rate = clk_get_rate(clk);
354 jz4740_rtc_set_wakeup_params(rtc, np, rate);
355
356 /* Each 1 Hz pulse should happen after (rate) ticks */
357 jz4740_rtc_reg_write(rtc, JZ_REG_RTC_REGULATOR, rate - 1);
358
359 ret = devm_rtc_register_device(rtc->rtc);
360 if (ret)
361 return ret;
362
363 ret = devm_request_irq(dev, irq, jz4740_rtc_irq, 0,
364 pdev->name, rtc);
365 if (ret) {
366 dev_err(dev, "Failed to request rtc irq: %d\n", ret);
367 return ret;
368 }
369
370 if (of_device_is_system_power_controller(np)) {
371 dev_for_power_off = dev;
372
373 if (!pm_power_off)
374 pm_power_off = jz4740_rtc_power_off;
375 else
376 dev_warn(dev, "Poweroff handler already present!\n");
377 }
378
379 return 0;
380}
381
382static struct platform_driver jz4740_rtc_driver = {
383 .probe = jz4740_rtc_probe,
384 .driver = {
385 .name = "jz4740-rtc",
386 .of_match_table = jz4740_rtc_of_match,
387 },
388};
389
390module_platform_driver(jz4740_rtc_driver);
391
392MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
393MODULE_LICENSE("GPL");
394MODULE_DESCRIPTION("RTC driver for the JZ4740 SoC\n");
395MODULE_ALIAS("platform:jz4740-rtc");