Loading...
1/*
2 * This file is subject to the terms and conditions of the GNU General Public
3 * License. See the file "COPYING" in the main directory of this archive
4 * for more details.
5 *
6 * Copyright (C) 1995, 1996, 1997, 1999, 2001 by Ralf Baechle
7 * Copyright (C) 1999 by Silicon Graphics, Inc.
8 * Copyright (C) 2001 MIPS Technologies, Inc.
9 * Copyright (C) 2002 Maciej W. Rozycki
10 *
11 * Some useful macros for MIPS assembler code
12 *
13 * Some of the routines below contain useless nops that will be optimized
14 * away by gas in -O mode. These nops are however required to fill delay
15 * slots in noreorder mode.
16 */
17#ifndef __ASM_ASM_H
18#define __ASM_ASM_H
19
20#include <asm/sgidefs.h>
21#include <asm/asm-eva.h>
22
23#ifndef CAT
24#ifdef __STDC__
25#define __CAT(str1, str2) str1##str2
26#else
27#define __CAT(str1, str2) str1/**/str2
28#endif
29#define CAT(str1, str2) __CAT(str1, str2)
30#endif
31
32/*
33 * PIC specific declarations
34 * Not used for the kernel but here seems to be the right place.
35 */
36#ifdef __PIC__
37#define CPRESTORE(register) \
38 .cprestore register
39#define CPADD(register) \
40 .cpadd register
41#define CPLOAD(register) \
42 .cpload register
43#else
44#define CPRESTORE(register)
45#define CPADD(register)
46#define CPLOAD(register)
47#endif
48
49/*
50 * LEAF - declare leaf routine
51 */
52#define LEAF(symbol) \
53 .globl symbol; \
54 .align 2; \
55 .type symbol, @function; \
56 .ent symbol, 0; \
57symbol: .frame sp, 0, ra
58
59/*
60 * NESTED - declare nested routine entry point
61 */
62#define NESTED(symbol, framesize, rpc) \
63 .globl symbol; \
64 .align 2; \
65 .type symbol, @function; \
66 .ent symbol, 0; \
67symbol: .frame sp, framesize, rpc
68
69/*
70 * END - mark end of function
71 */
72#define END(function) \
73 .end function; \
74 .size function, .-function
75
76/*
77 * EXPORT - export definition of symbol
78 */
79#define EXPORT(symbol) \
80 .globl symbol; \
81symbol:
82
83/*
84 * FEXPORT - export definition of a function symbol
85 */
86#define FEXPORT(symbol) \
87 .globl symbol; \
88 .type symbol, @function; \
89symbol:
90
91/*
92 * ABS - export absolute symbol
93 */
94#define ABS(symbol,value) \
95 .globl symbol; \
96symbol = value
97
98#define PANIC(msg) \
99 .set push; \
100 .set reorder; \
101 PTR_LA a0, 8f; \
102 jal panic; \
1039: b 9b; \
104 .set pop; \
105 TEXT(msg)
106
107/*
108 * Print formatted string
109 */
110#ifdef CONFIG_PRINTK
111#define PRINT(string) \
112 .set push; \
113 .set reorder; \
114 PTR_LA a0, 8f; \
115 jal printk; \
116 .set pop; \
117 TEXT(string)
118#else
119#define PRINT(string)
120#endif
121
122#define TEXT(msg) \
123 .pushsection .data; \
1248: .asciiz msg; \
125 .popsection;
126
127/*
128 * Build text tables
129 */
130#define TTABLE(string) \
131 .pushsection .text; \
132 .word 1f; \
133 .popsection \
134 .pushsection .data; \
1351: .asciiz string; \
136 .popsection
137
138/*
139 * MIPS IV pref instruction.
140 * Use with .set noreorder only!
141 *
142 * MIPS IV implementations are free to treat this as a nop. The R5000
143 * is one of them. So we should have an option not to use this instruction.
144 */
145#ifdef CONFIG_CPU_HAS_PREFETCH
146
147#define PREF(hint,addr) \
148 .set push; \
149 .set arch=r5000; \
150 pref hint, addr; \
151 .set pop
152
153#define PREFE(hint, addr) \
154 .set push; \
155 .set mips0; \
156 .set eva; \
157 prefe hint, addr; \
158 .set pop
159
160#define PREFX(hint,addr) \
161 .set push; \
162 .set arch=r5000; \
163 prefx hint, addr; \
164 .set pop
165
166#else /* !CONFIG_CPU_HAS_PREFETCH */
167
168#define PREF(hint, addr)
169#define PREFE(hint, addr)
170#define PREFX(hint, addr)
171
172#endif /* !CONFIG_CPU_HAS_PREFETCH */
173
174/*
175 * MIPS ISA IV/V movn/movz instructions and equivalents for older CPUs.
176 */
177#if (_MIPS_ISA == _MIPS_ISA_MIPS1)
178#define MOVN(rd, rs, rt) \
179 .set push; \
180 .set reorder; \
181 beqz rt, 9f; \
182 move rd, rs; \
183 .set pop; \
1849:
185#define MOVZ(rd, rs, rt) \
186 .set push; \
187 .set reorder; \
188 bnez rt, 9f; \
189 move rd, rs; \
190 .set pop; \
1919:
192#endif /* _MIPS_ISA == _MIPS_ISA_MIPS1 */
193#if (_MIPS_ISA == _MIPS_ISA_MIPS2) || (_MIPS_ISA == _MIPS_ISA_MIPS3)
194#define MOVN(rd, rs, rt) \
195 .set push; \
196 .set noreorder; \
197 bnezl rt, 9f; \
198 move rd, rs; \
199 .set pop; \
2009:
201#define MOVZ(rd, rs, rt) \
202 .set push; \
203 .set noreorder; \
204 beqzl rt, 9f; \
205 move rd, rs; \
206 .set pop; \
2079:
208#endif /* (_MIPS_ISA == _MIPS_ISA_MIPS2) || (_MIPS_ISA == _MIPS_ISA_MIPS3) */
209#if (_MIPS_ISA == _MIPS_ISA_MIPS4 ) || (_MIPS_ISA == _MIPS_ISA_MIPS5) || \
210 (_MIPS_ISA == _MIPS_ISA_MIPS32) || (_MIPS_ISA == _MIPS_ISA_MIPS64)
211#define MOVN(rd, rs, rt) \
212 movn rd, rs, rt
213#define MOVZ(rd, rs, rt) \
214 movz rd, rs, rt
215#endif /* MIPS IV, MIPS V, MIPS32 or MIPS64 */
216
217/*
218 * Stack alignment
219 */
220#if (_MIPS_SIM == _MIPS_SIM_ABI32)
221#define ALSZ 7
222#define ALMASK ~7
223#endif
224#if (_MIPS_SIM == _MIPS_SIM_NABI32) || (_MIPS_SIM == _MIPS_SIM_ABI64)
225#define ALSZ 15
226#define ALMASK ~15
227#endif
228
229/*
230 * Macros to handle different pointer/register sizes for 32/64-bit code
231 */
232
233/*
234 * Size of a register
235 */
236#ifdef __mips64
237#define SZREG 8
238#else
239#define SZREG 4
240#endif
241
242/*
243 * Use the following macros in assemblercode to load/store registers,
244 * pointers etc.
245 */
246#if (_MIPS_SIM == _MIPS_SIM_ABI32)
247#define REG_S sw
248#define REG_L lw
249#define REG_SUBU subu
250#define REG_ADDU addu
251#endif
252#if (_MIPS_SIM == _MIPS_SIM_NABI32) || (_MIPS_SIM == _MIPS_SIM_ABI64)
253#define REG_S sd
254#define REG_L ld
255#define REG_SUBU dsubu
256#define REG_ADDU daddu
257#endif
258
259/*
260 * How to add/sub/load/store/shift C int variables.
261 */
262#if (_MIPS_SZINT == 32)
263#define INT_ADD add
264#define INT_ADDU addu
265#define INT_ADDI addi
266#define INT_ADDIU addiu
267#define INT_SUB sub
268#define INT_SUBU subu
269#define INT_L lw
270#define INT_S sw
271#define INT_SLL sll
272#define INT_SLLV sllv
273#define INT_SRL srl
274#define INT_SRLV srlv
275#define INT_SRA sra
276#define INT_SRAV srav
277#endif
278
279#if (_MIPS_SZINT == 64)
280#define INT_ADD dadd
281#define INT_ADDU daddu
282#define INT_ADDI daddi
283#define INT_ADDIU daddiu
284#define INT_SUB dsub
285#define INT_SUBU dsubu
286#define INT_L ld
287#define INT_S sd
288#define INT_SLL dsll
289#define INT_SLLV dsllv
290#define INT_SRL dsrl
291#define INT_SRLV dsrlv
292#define INT_SRA dsra
293#define INT_SRAV dsrav
294#endif
295
296/*
297 * How to add/sub/load/store/shift C long variables.
298 */
299#if (_MIPS_SZLONG == 32)
300#define LONG_ADD add
301#define LONG_ADDU addu
302#define LONG_ADDI addi
303#define LONG_ADDIU addiu
304#define LONG_SUB sub
305#define LONG_SUBU subu
306#define LONG_L lw
307#define LONG_S sw
308#define LONG_SP swp
309#define LONG_SLL sll
310#define LONG_SLLV sllv
311#define LONG_SRL srl
312#define LONG_SRLV srlv
313#define LONG_SRA sra
314#define LONG_SRAV srav
315
316#define LONG .word
317#define LONGSIZE 4
318#define LONGMASK 3
319#define LONGLOG 2
320#endif
321
322#if (_MIPS_SZLONG == 64)
323#define LONG_ADD dadd
324#define LONG_ADDU daddu
325#define LONG_ADDI daddi
326#define LONG_ADDIU daddiu
327#define LONG_SUB dsub
328#define LONG_SUBU dsubu
329#define LONG_L ld
330#define LONG_S sd
331#define LONG_SP sdp
332#define LONG_SLL dsll
333#define LONG_SLLV dsllv
334#define LONG_SRL dsrl
335#define LONG_SRLV dsrlv
336#define LONG_SRA dsra
337#define LONG_SRAV dsrav
338
339#define LONG .dword
340#define LONGSIZE 8
341#define LONGMASK 7
342#define LONGLOG 3
343#endif
344
345/*
346 * How to add/sub/load/store/shift pointers.
347 */
348#if (_MIPS_SZPTR == 32)
349#define PTR_ADD add
350#define PTR_ADDU addu
351#define PTR_ADDI addi
352#define PTR_ADDIU addiu
353#define PTR_SUB sub
354#define PTR_SUBU subu
355#define PTR_L lw
356#define PTR_S sw
357#define PTR_LA la
358#define PTR_LI li
359#define PTR_SLL sll
360#define PTR_SLLV sllv
361#define PTR_SRL srl
362#define PTR_SRLV srlv
363#define PTR_SRA sra
364#define PTR_SRAV srav
365
366#define PTR_SCALESHIFT 2
367
368#define PTR .word
369#define PTRSIZE 4
370#define PTRLOG 2
371#endif
372
373#if (_MIPS_SZPTR == 64)
374#define PTR_ADD dadd
375#define PTR_ADDU daddu
376#define PTR_ADDI daddi
377#define PTR_ADDIU daddiu
378#define PTR_SUB dsub
379#define PTR_SUBU dsubu
380#define PTR_L ld
381#define PTR_S sd
382#define PTR_LA dla
383#define PTR_LI dli
384#define PTR_SLL dsll
385#define PTR_SLLV dsllv
386#define PTR_SRL dsrl
387#define PTR_SRLV dsrlv
388#define PTR_SRA dsra
389#define PTR_SRAV dsrav
390
391#define PTR_SCALESHIFT 3
392
393#define PTR .dword
394#define PTRSIZE 8
395#define PTRLOG 3
396#endif
397
398/*
399 * Some cp0 registers were extended to 64bit for MIPS III.
400 */
401#if (_MIPS_SIM == _MIPS_SIM_ABI32)
402#define MFC0 mfc0
403#define MTC0 mtc0
404#endif
405#if (_MIPS_SIM == _MIPS_SIM_NABI32) || (_MIPS_SIM == _MIPS_SIM_ABI64)
406#define MFC0 dmfc0
407#define MTC0 dmtc0
408#endif
409
410#define SSNOP sll zero, zero, 1
411
412#ifdef CONFIG_SGI_IP28
413/* Inhibit speculative stores to volatile (e.g.DMA) or invalid addresses. */
414#include <asm/cacheops.h>
415#define R10KCBARRIER(addr) cache Cache_Barrier, addr;
416#else
417#define R10KCBARRIER(addr)
418#endif
419
420#endif /* __ASM_ASM_H */
1/*
2 * This file is subject to the terms and conditions of the GNU General Public
3 * License. See the file "COPYING" in the main directory of this archive
4 * for more details.
5 *
6 * Copyright (C) 1995, 1996, 1997, 1999, 2001 by Ralf Baechle
7 * Copyright (C) 1999 by Silicon Graphics, Inc.
8 * Copyright (C) 2001 MIPS Technologies, Inc.
9 * Copyright (C) 2002 Maciej W. Rozycki
10 *
11 * Some useful macros for MIPS assembler code
12 *
13 * Some of the routines below contain useless nops that will be optimized
14 * away by gas in -O mode. These nops are however required to fill delay
15 * slots in noreorder mode.
16 */
17#ifndef __ASM_ASM_H
18#define __ASM_ASM_H
19
20#include <asm/sgidefs.h>
21#include <asm/asm-eva.h>
22#include <asm/isa-rev.h>
23
24#ifndef __VDSO__
25/*
26 * Emit CFI data in .debug_frame sections, not .eh_frame sections.
27 * We don't do DWARF unwinding at runtime, so only the offline DWARF
28 * information is useful to anyone. Note we should change this if we
29 * ever decide to enable DWARF unwinding at runtime.
30 */
31#define CFI_SECTIONS .cfi_sections .debug_frame
32#else
33 /*
34 * For the vDSO, emit both runtime unwind information and debug
35 * symbols for the .dbg file.
36 */
37#define CFI_SECTIONS
38#endif
39
40/*
41 * LEAF - declare leaf routine
42 */
43#define LEAF(symbol) \
44 CFI_SECTIONS; \
45 .globl symbol; \
46 .align 2; \
47 .type symbol, @function; \
48 .ent symbol, 0; \
49symbol: .frame sp, 0, ra; \
50 .cfi_startproc; \
51 .insn
52
53/*
54 * NESTED - declare nested routine entry point
55 */
56#define NESTED(symbol, framesize, rpc) \
57 CFI_SECTIONS; \
58 .globl symbol; \
59 .align 2; \
60 .type symbol, @function; \
61 .ent symbol, 0; \
62symbol: .frame sp, framesize, rpc; \
63 .cfi_startproc; \
64 .insn
65
66/*
67 * END - mark end of function
68 */
69#define END(function) \
70 .cfi_endproc; \
71 .end function; \
72 .size function, .-function
73
74/*
75 * EXPORT - export definition of symbol
76 */
77#define EXPORT(symbol) \
78 .globl symbol; \
79symbol:
80
81/*
82 * FEXPORT - export definition of a function symbol
83 */
84#define FEXPORT(symbol) \
85 .globl symbol; \
86 .type symbol, @function; \
87symbol: .insn
88
89/*
90 * ABS - export absolute symbol
91 */
92#define ABS(symbol,value) \
93 .globl symbol; \
94symbol = value
95
96#define TEXT(msg) \
97 .pushsection .data; \
988: .asciiz msg; \
99 .popsection;
100
101#define ASM_PANIC(msg) \
102 .set push; \
103 .set reorder; \
104 PTR_LA a0, 8f; \
105 jal panic; \
1069: b 9b; \
107 .set pop; \
108 TEXT(msg)
109
110/*
111 * Print formatted string
112 */
113#ifdef CONFIG_PRINTK
114#define ASM_PRINT(string) \
115 .set push; \
116 .set reorder; \
117 PTR_LA a0, 8f; \
118 jal _printk; \
119 .set pop; \
120 TEXT(string)
121#else
122#define ASM_PRINT(string)
123#endif
124
125/*
126 * Stack alignment
127 */
128#if (_MIPS_SIM == _MIPS_SIM_ABI32)
129#define ALSZ 7
130#define ALMASK ~7
131#endif
132#if (_MIPS_SIM == _MIPS_SIM_NABI32) || (_MIPS_SIM == _MIPS_SIM_ABI64)
133#define ALSZ 15
134#define ALMASK ~15
135#endif
136
137/*
138 * Macros to handle different pointer/register sizes for 32/64-bit code
139 */
140
141/*
142 * Size of a register
143 */
144#ifdef __mips64
145#define SZREG 8
146#else
147#define SZREG 4
148#endif
149
150/*
151 * Use the following macros in assemblercode to load/store registers,
152 * pointers etc.
153 */
154#if (_MIPS_SIM == _MIPS_SIM_ABI32)
155#define REG_S sw
156#define REG_L lw
157#define REG_SUBU subu
158#define REG_ADDU addu
159#endif
160#if (_MIPS_SIM == _MIPS_SIM_NABI32) || (_MIPS_SIM == _MIPS_SIM_ABI64)
161#define REG_S sd
162#define REG_L ld
163#define REG_SUBU dsubu
164#define REG_ADDU daddu
165#endif
166
167/*
168 * How to add/sub/load/store/shift C int variables.
169 */
170#if (_MIPS_SZINT == 32)
171#define INT_ADD add
172#define INT_ADDU addu
173#define INT_ADDI addi
174#define INT_ADDIU addiu
175#define INT_SUB sub
176#define INT_SUBU subu
177#define INT_L lw
178#define INT_S sw
179#define INT_SLL sll
180#define INT_SLLV sllv
181#define INT_SRL srl
182#define INT_SRLV srlv
183#define INT_SRA sra
184#define INT_SRAV srav
185#endif
186
187#if (_MIPS_SZINT == 64)
188#define INT_ADD dadd
189#define INT_ADDU daddu
190#define INT_ADDI daddi
191#define INT_ADDIU daddiu
192#define INT_SUB dsub
193#define INT_SUBU dsubu
194#define INT_L ld
195#define INT_S sd
196#define INT_SLL dsll
197#define INT_SLLV dsllv
198#define INT_SRL dsrl
199#define INT_SRLV dsrlv
200#define INT_SRA dsra
201#define INT_SRAV dsrav
202#endif
203
204/*
205 * How to add/sub/load/store/shift C long variables.
206 */
207#if (_MIPS_SZLONG == 32)
208#define LONG_ADD add
209#define LONG_ADDU addu
210#define LONG_ADDI addi
211#define LONG_ADDIU addiu
212#define LONG_SUB sub
213#define LONG_SUBU subu
214#define LONG_L lw
215#define LONG_LL ll
216#define LONG_SC sc
217#define LONG_S sw
218#define LONG_SP swp
219#define LONG_SLL sll
220#define LONG_SLLV sllv
221#define LONG_SRL srl
222#define LONG_SRLV srlv
223#define LONG_SRA sra
224#define LONG_SRAV srav
225#define LONG_INS ins
226#define LONG_EXT ext
227
228#ifdef __ASSEMBLY__
229#define LONG .word
230#endif
231#define LONGSIZE 4
232#define LONGMASK 3
233#define LONGLOG 2
234#endif
235
236#if (_MIPS_SZLONG == 64)
237#define LONG_ADD dadd
238#define LONG_ADDU daddu
239#define LONG_ADDI daddi
240#define LONG_ADDIU daddiu
241#define LONG_SUB dsub
242#define LONG_SUBU dsubu
243#define LONG_L ld
244#define LONG_LL lld
245#define LONG_SC scd
246#define LONG_S sd
247#define LONG_SP sdp
248#define LONG_SLL dsll
249#define LONG_SLLV dsllv
250#define LONG_SRL dsrl
251#define LONG_SRLV dsrlv
252#define LONG_SRA dsra
253#define LONG_SRAV dsrav
254#define LONG_INS dins
255#define LONG_EXT dext
256
257#ifdef __ASSEMBLY__
258#define LONG .dword
259#endif
260#define LONGSIZE 8
261#define LONGMASK 7
262#define LONGLOG 3
263#endif
264
265/*
266 * How to add/sub/load/store/shift pointers.
267 */
268#if (_MIPS_SZPTR == 32)
269#define PTR_ADD add
270#define PTR_ADDU addu
271#define PTR_ADDI addi
272#define PTR_ADDIU addiu
273#define PTR_SUB sub
274#define PTR_SUBU subu
275#define PTR_L lw
276#define PTR_S sw
277#define PTR_LA la
278#define PTR_LI li
279#define PTR_SLL sll
280#define PTR_SLLV sllv
281#define PTR_SRL srl
282#define PTR_SRLV srlv
283#define PTR_SRA sra
284#define PTR_SRAV srav
285
286#define PTR_SCALESHIFT 2
287
288#define PTR_WD .word
289#define PTRSIZE 4
290#define PTRLOG 2
291#endif
292
293#if (_MIPS_SZPTR == 64)
294#define PTR_ADD dadd
295#define PTR_ADDU daddu
296#define PTR_ADDI daddi
297#define PTR_ADDIU daddiu
298#define PTR_SUB dsub
299#define PTR_SUBU dsubu
300#define PTR_L ld
301#define PTR_S sd
302#define PTR_LA dla
303#define PTR_LI dli
304#define PTR_SLL dsll
305#define PTR_SLLV dsllv
306#define PTR_SRL dsrl
307#define PTR_SRLV dsrlv
308#define PTR_SRA dsra
309#define PTR_SRAV dsrav
310
311#define PTR_SCALESHIFT 3
312
313#define PTR_WD .dword
314#define PTRSIZE 8
315#define PTRLOG 3
316#endif
317
318/*
319 * Some cp0 registers were extended to 64bit for MIPS III.
320 */
321#if (_MIPS_SIM == _MIPS_SIM_ABI32)
322#define MFC0 mfc0
323#define MTC0 mtc0
324#endif
325#if (_MIPS_SIM == _MIPS_SIM_NABI32) || (_MIPS_SIM == _MIPS_SIM_ABI64)
326#define MFC0 dmfc0
327#define MTC0 dmtc0
328#endif
329
330#define SSNOP sll zero, zero, 1
331
332/*
333 * Using a branch-likely instruction to check the result of an sc instruction
334 * works around a bug present in R10000 CPUs prior to revision 3.0 that could
335 * cause ll-sc sequences to execute non-atomically.
336 */
337#ifdef CONFIG_WAR_R10000_LLSC
338# define SC_BEQZ beqzl
339#elif MIPS_ISA_REV >= 6
340# define SC_BEQZ beqzc
341#else
342# define SC_BEQZ beqz
343#endif
344
345#ifdef CONFIG_SGI_IP28
346/* Inhibit speculative stores to volatile (e.g.DMA) or invalid addresses. */
347#include <asm/cacheops.h>
348#define R10KCBARRIER(addr) cache Cache_Barrier, addr;
349#else
350#define R10KCBARRIER(addr)
351#endif
352
353#endif /* __ASM_ASM_H */