Loading...
1/*
2 * xHCI host controller driver for R-Car SoCs
3 *
4 * Copyright (C) 2014 Renesas Electronics Corporation
5 *
6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License
8 * version 2 as published by the Free Software Foundation.
9 */
10
11#include <linux/firmware.h>
12#include <linux/module.h>
13#include <linux/platform_device.h>
14#include <linux/usb/phy.h>
15
16#include "xhci.h"
17#include "xhci-plat.h"
18#include "xhci-rcar.h"
19
20/*
21* - The V2 firmware is possible to use on R-Car Gen2. However, the V2 causes
22* performance degradation. So, this driver continues to use the V1 if R-Car
23* Gen2.
24* - The V1 firmware is impossible to use on R-Car Gen3.
25*/
26MODULE_FIRMWARE(XHCI_RCAR_FIRMWARE_NAME_V1);
27MODULE_FIRMWARE(XHCI_RCAR_FIRMWARE_NAME_V2);
28
29/*** Register Offset ***/
30#define RCAR_USB3_INT_ENA 0x224 /* Interrupt Enable */
31#define RCAR_USB3_DL_CTRL 0x250 /* FW Download Control & Status */
32#define RCAR_USB3_FW_DATA0 0x258 /* FW Data0 */
33
34#define RCAR_USB3_LCLK 0xa44 /* LCLK Select */
35#define RCAR_USB3_CONF1 0xa48 /* USB3.0 Configuration1 */
36#define RCAR_USB3_CONF2 0xa5c /* USB3.0 Configuration2 */
37#define RCAR_USB3_CONF3 0xaa8 /* USB3.0 Configuration3 */
38#define RCAR_USB3_RX_POL 0xab0 /* USB3.0 RX Polarity */
39#define RCAR_USB3_TX_POL 0xab8 /* USB3.0 TX Polarity */
40
41/*** Register Settings ***/
42/* Interrupt Enable */
43#define RCAR_USB3_INT_XHC_ENA 0x00000001
44#define RCAR_USB3_INT_PME_ENA 0x00000002
45#define RCAR_USB3_INT_HSE_ENA 0x00000004
46#define RCAR_USB3_INT_ENA_VAL (RCAR_USB3_INT_XHC_ENA | \
47 RCAR_USB3_INT_PME_ENA | RCAR_USB3_INT_HSE_ENA)
48
49/* FW Download Control & Status */
50#define RCAR_USB3_DL_CTRL_ENABLE 0x00000001
51#define RCAR_USB3_DL_CTRL_FW_SUCCESS 0x00000010
52#define RCAR_USB3_DL_CTRL_FW_SET_DATA0 0x00000100
53
54/* LCLK Select */
55#define RCAR_USB3_LCLK_ENA_VAL 0x01030001
56
57/* USB3.0 Configuration */
58#define RCAR_USB3_CONF1_VAL 0x00030204
59#define RCAR_USB3_CONF2_VAL 0x00030300
60#define RCAR_USB3_CONF3_VAL 0x13802007
61
62/* USB3.0 Polarity */
63#define RCAR_USB3_RX_POL_VAL BIT(21)
64#define RCAR_USB3_TX_POL_VAL BIT(4)
65
66static void xhci_rcar_start_gen2(struct usb_hcd *hcd)
67{
68 /* LCLK Select */
69 writel(RCAR_USB3_LCLK_ENA_VAL, hcd->regs + RCAR_USB3_LCLK);
70 /* USB3.0 Configuration */
71 writel(RCAR_USB3_CONF1_VAL, hcd->regs + RCAR_USB3_CONF1);
72 writel(RCAR_USB3_CONF2_VAL, hcd->regs + RCAR_USB3_CONF2);
73 writel(RCAR_USB3_CONF3_VAL, hcd->regs + RCAR_USB3_CONF3);
74 /* USB3.0 Polarity */
75 writel(RCAR_USB3_RX_POL_VAL, hcd->regs + RCAR_USB3_RX_POL);
76 writel(RCAR_USB3_TX_POL_VAL, hcd->regs + RCAR_USB3_TX_POL);
77}
78
79void xhci_rcar_start(struct usb_hcd *hcd)
80{
81 u32 temp;
82
83 if (hcd->regs != NULL) {
84 /* Interrupt Enable */
85 temp = readl(hcd->regs + RCAR_USB3_INT_ENA);
86 temp |= RCAR_USB3_INT_ENA_VAL;
87 writel(temp, hcd->regs + RCAR_USB3_INT_ENA);
88 if (xhci_plat_type_is(hcd, XHCI_PLAT_TYPE_RENESAS_RCAR_GEN2))
89 xhci_rcar_start_gen2(hcd);
90 }
91}
92
93static int xhci_rcar_download_firmware(struct usb_hcd *hcd)
94{
95 struct device *dev = hcd->self.controller;
96 void __iomem *regs = hcd->regs;
97 struct xhci_plat_priv *priv = hcd_to_xhci_priv(hcd);
98 const struct firmware *fw;
99 int retval, index, j, time;
100 int timeout = 10000;
101 u32 data, val, temp;
102
103 /* request R-Car USB3.0 firmware */
104 retval = request_firmware(&fw, priv->firmware_name, dev);
105 if (retval)
106 return retval;
107
108 /* download R-Car USB3.0 firmware */
109 temp = readl(regs + RCAR_USB3_DL_CTRL);
110 temp |= RCAR_USB3_DL_CTRL_ENABLE;
111 writel(temp, regs + RCAR_USB3_DL_CTRL);
112
113 for (index = 0; index < fw->size; index += 4) {
114 /* to avoid reading beyond the end of the buffer */
115 for (data = 0, j = 3; j >= 0; j--) {
116 if ((j + index) < fw->size)
117 data |= fw->data[index + j] << (8 * j);
118 }
119 writel(data, regs + RCAR_USB3_FW_DATA0);
120 temp = readl(regs + RCAR_USB3_DL_CTRL);
121 temp |= RCAR_USB3_DL_CTRL_FW_SET_DATA0;
122 writel(temp, regs + RCAR_USB3_DL_CTRL);
123
124 for (time = 0; time < timeout; time++) {
125 val = readl(regs + RCAR_USB3_DL_CTRL);
126 if ((val & RCAR_USB3_DL_CTRL_FW_SET_DATA0) == 0)
127 break;
128 udelay(1);
129 }
130 if (time == timeout) {
131 retval = -ETIMEDOUT;
132 break;
133 }
134 }
135
136 temp = readl(regs + RCAR_USB3_DL_CTRL);
137 temp &= ~RCAR_USB3_DL_CTRL_ENABLE;
138 writel(temp, regs + RCAR_USB3_DL_CTRL);
139
140 for (time = 0; time < timeout; time++) {
141 val = readl(regs + RCAR_USB3_DL_CTRL);
142 if (val & RCAR_USB3_DL_CTRL_FW_SUCCESS) {
143 retval = 0;
144 break;
145 }
146 udelay(1);
147 }
148 if (time == timeout)
149 retval = -ETIMEDOUT;
150
151 release_firmware(fw);
152
153 return retval;
154}
155
156/* This function needs to initialize a "phy" of usb before */
157int xhci_rcar_init_quirk(struct usb_hcd *hcd)
158{
159 /* If hcd->regs is NULL, we don't just call the following function */
160 if (!hcd->regs)
161 return 0;
162
163 return xhci_rcar_download_firmware(hcd);
164}
1// SPDX-License-Identifier: GPL-2.0
2/*
3 * xHCI host controller driver for R-Car SoCs
4 *
5 * Copyright (C) 2014 Renesas Electronics Corporation
6 */
7
8#include <linux/firmware.h>
9#include <linux/module.h>
10#include <linux/platform_device.h>
11#include <linux/of.h>
12#include <linux/usb/phy.h>
13#include <linux/sys_soc.h>
14
15#include "xhci.h"
16#include "xhci-plat.h"
17#include "xhci-rcar.h"
18
19/*
20* - The V3 firmware is for almost all R-Car Gen3 (except r8a7795 ES1.x)
21* - The V2 firmware is for r8a7795 ES1.x.
22* - The V2 firmware is possible to use on R-Car Gen2. However, the V2 causes
23* performance degradation. So, this driver continues to use the V1 if R-Car
24* Gen2.
25* - The V1 firmware is impossible to use on R-Car Gen3.
26*/
27MODULE_FIRMWARE(XHCI_RCAR_FIRMWARE_NAME_V1);
28MODULE_FIRMWARE(XHCI_RCAR_FIRMWARE_NAME_V2);
29MODULE_FIRMWARE(XHCI_RCAR_FIRMWARE_NAME_V3);
30
31/*** Register Offset ***/
32#define RCAR_USB3_AXH_STA 0x104 /* AXI Host Control Status */
33#define RCAR_USB3_INT_ENA 0x224 /* Interrupt Enable */
34#define RCAR_USB3_DL_CTRL 0x250 /* FW Download Control & Status */
35#define RCAR_USB3_FW_DATA0 0x258 /* FW Data0 */
36
37#define RCAR_USB3_LCLK 0xa44 /* LCLK Select */
38#define RCAR_USB3_CONF1 0xa48 /* USB3.0 Configuration1 */
39#define RCAR_USB3_CONF2 0xa5c /* USB3.0 Configuration2 */
40#define RCAR_USB3_CONF3 0xaa8 /* USB3.0 Configuration3 */
41#define RCAR_USB3_RX_POL 0xab0 /* USB3.0 RX Polarity */
42#define RCAR_USB3_TX_POL 0xab8 /* USB3.0 TX Polarity */
43
44/*** Register Settings ***/
45/* AXI Host Control Status */
46#define RCAR_USB3_AXH_STA_B3_PLL_ACTIVE 0x00010000
47#define RCAR_USB3_AXH_STA_B2_PLL_ACTIVE 0x00000001
48#define RCAR_USB3_AXH_STA_PLL_ACTIVE_MASK (RCAR_USB3_AXH_STA_B3_PLL_ACTIVE | \
49 RCAR_USB3_AXH_STA_B2_PLL_ACTIVE)
50
51/* Interrupt Enable */
52#define RCAR_USB3_INT_XHC_ENA 0x00000001
53#define RCAR_USB3_INT_PME_ENA 0x00000002
54#define RCAR_USB3_INT_HSE_ENA 0x00000004
55#define RCAR_USB3_INT_ENA_VAL (RCAR_USB3_INT_XHC_ENA | \
56 RCAR_USB3_INT_PME_ENA | RCAR_USB3_INT_HSE_ENA)
57
58/* FW Download Control & Status */
59#define RCAR_USB3_DL_CTRL_ENABLE 0x00000001
60#define RCAR_USB3_DL_CTRL_FW_SUCCESS 0x00000010
61#define RCAR_USB3_DL_CTRL_FW_SET_DATA0 0x00000100
62
63/* LCLK Select */
64#define RCAR_USB3_LCLK_ENA_VAL 0x01030001
65
66/* USB3.0 Configuration */
67#define RCAR_USB3_CONF1_VAL 0x00030204
68#define RCAR_USB3_CONF2_VAL 0x00030300
69#define RCAR_USB3_CONF3_VAL 0x13802007
70
71/* USB3.0 Polarity */
72#define RCAR_USB3_RX_POL_VAL BIT(21)
73#define RCAR_USB3_TX_POL_VAL BIT(4)
74
75/* For soc_device_attribute */
76#define RCAR_XHCI_FIRMWARE_V2 BIT(0) /* FIRMWARE V2 */
77#define RCAR_XHCI_FIRMWARE_V3 BIT(1) /* FIRMWARE V3 */
78
79static const struct soc_device_attribute rcar_quirks_match[] = {
80 {
81 .soc_id = "r8a7795", .revision = "ES1.*",
82 .data = (void *)RCAR_XHCI_FIRMWARE_V2,
83 },
84 { /* sentinel */ },
85};
86
87static void xhci_rcar_start_gen2(struct usb_hcd *hcd)
88{
89 /* LCLK Select */
90 writel(RCAR_USB3_LCLK_ENA_VAL, hcd->regs + RCAR_USB3_LCLK);
91 /* USB3.0 Configuration */
92 writel(RCAR_USB3_CONF1_VAL, hcd->regs + RCAR_USB3_CONF1);
93 writel(RCAR_USB3_CONF2_VAL, hcd->regs + RCAR_USB3_CONF2);
94 writel(RCAR_USB3_CONF3_VAL, hcd->regs + RCAR_USB3_CONF3);
95 /* USB3.0 Polarity */
96 writel(RCAR_USB3_RX_POL_VAL, hcd->regs + RCAR_USB3_RX_POL);
97 writel(RCAR_USB3_TX_POL_VAL, hcd->regs + RCAR_USB3_TX_POL);
98}
99
100static int xhci_rcar_is_gen2(struct device *dev)
101{
102 struct device_node *node = dev->of_node;
103
104 return of_device_is_compatible(node, "renesas,xhci-r8a7790") ||
105 of_device_is_compatible(node, "renesas,xhci-r8a7791") ||
106 of_device_is_compatible(node, "renesas,xhci-r8a7793") ||
107 of_device_is_compatible(node, "renesas,rcar-gen2-xhci");
108}
109
110void xhci_rcar_start(struct usb_hcd *hcd)
111{
112 u32 temp;
113
114 if (hcd->regs != NULL) {
115 /* Interrupt Enable */
116 temp = readl(hcd->regs + RCAR_USB3_INT_ENA);
117 temp |= RCAR_USB3_INT_ENA_VAL;
118 writel(temp, hcd->regs + RCAR_USB3_INT_ENA);
119 if (xhci_rcar_is_gen2(hcd->self.controller))
120 xhci_rcar_start_gen2(hcd);
121 }
122}
123
124static int xhci_rcar_download_firmware(struct usb_hcd *hcd)
125{
126 struct device *dev = hcd->self.controller;
127 void __iomem *regs = hcd->regs;
128 struct xhci_plat_priv *priv = hcd_to_xhci_priv(hcd);
129 const struct firmware *fw;
130 int retval, index, j, time;
131 int timeout = 10000;
132 u32 data, val, temp;
133 u32 quirks = 0;
134 const struct soc_device_attribute *attr;
135 const char *firmware_name;
136
137 attr = soc_device_match(rcar_quirks_match);
138 if (attr)
139 quirks = (uintptr_t)attr->data;
140
141 if (quirks & RCAR_XHCI_FIRMWARE_V2)
142 firmware_name = XHCI_RCAR_FIRMWARE_NAME_V2;
143 else if (quirks & RCAR_XHCI_FIRMWARE_V3)
144 firmware_name = XHCI_RCAR_FIRMWARE_NAME_V3;
145 else
146 firmware_name = priv->firmware_name;
147
148 /* request R-Car USB3.0 firmware */
149 retval = request_firmware(&fw, firmware_name, dev);
150 if (retval)
151 return retval;
152
153 /* download R-Car USB3.0 firmware */
154 temp = readl(regs + RCAR_USB3_DL_CTRL);
155 temp |= RCAR_USB3_DL_CTRL_ENABLE;
156 writel(temp, regs + RCAR_USB3_DL_CTRL);
157
158 for (index = 0; index < fw->size; index += 4) {
159 /* to avoid reading beyond the end of the buffer */
160 for (data = 0, j = 3; j >= 0; j--) {
161 if ((j + index) < fw->size)
162 data |= fw->data[index + j] << (8 * j);
163 }
164 writel(data, regs + RCAR_USB3_FW_DATA0);
165 temp = readl(regs + RCAR_USB3_DL_CTRL);
166 temp |= RCAR_USB3_DL_CTRL_FW_SET_DATA0;
167 writel(temp, regs + RCAR_USB3_DL_CTRL);
168
169 for (time = 0; time < timeout; time++) {
170 val = readl(regs + RCAR_USB3_DL_CTRL);
171 if ((val & RCAR_USB3_DL_CTRL_FW_SET_DATA0) == 0)
172 break;
173 udelay(1);
174 }
175 if (time == timeout) {
176 retval = -ETIMEDOUT;
177 break;
178 }
179 }
180
181 temp = readl(regs + RCAR_USB3_DL_CTRL);
182 temp &= ~RCAR_USB3_DL_CTRL_ENABLE;
183 writel(temp, regs + RCAR_USB3_DL_CTRL);
184
185 for (time = 0; time < timeout; time++) {
186 val = readl(regs + RCAR_USB3_DL_CTRL);
187 if (val & RCAR_USB3_DL_CTRL_FW_SUCCESS) {
188 retval = 0;
189 break;
190 }
191 udelay(1);
192 }
193 if (time == timeout)
194 retval = -ETIMEDOUT;
195
196 release_firmware(fw);
197
198 return retval;
199}
200
201static bool xhci_rcar_wait_for_pll_active(struct usb_hcd *hcd)
202{
203 int timeout = 1000;
204 u32 val, mask = RCAR_USB3_AXH_STA_PLL_ACTIVE_MASK;
205
206 while (timeout > 0) {
207 val = readl(hcd->regs + RCAR_USB3_AXH_STA);
208 if ((val & mask) == mask)
209 return true;
210 udelay(1);
211 timeout--;
212 }
213
214 return false;
215}
216
217/* This function needs to initialize a "phy" of usb before */
218int xhci_rcar_init_quirk(struct usb_hcd *hcd)
219{
220 /* If hcd->regs is NULL, we don't just call the following function */
221 if (!hcd->regs)
222 return 0;
223
224 if (!xhci_rcar_wait_for_pll_active(hcd))
225 return -ETIMEDOUT;
226
227 return xhci_rcar_download_firmware(hcd);
228}
229
230int xhci_rcar_resume_quirk(struct usb_hcd *hcd)
231{
232 int ret;
233
234 ret = xhci_rcar_download_firmware(hcd);
235 if (!ret)
236 xhci_rcar_start(hcd);
237
238 return ret;
239}