Loading...
1/*
2 * Copyright (C) 2015 Linaro Ltd.
3 * Author: Shannon Zhao <shannon.zhao@linaro.org>
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License version 2 as
7 * published by the Free Software Foundation.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program. If not, see <http://www.gnu.org/licenses/>.
16 */
17
18#ifndef __ASM_ARM_KVM_PMU_H
19#define __ASM_ARM_KVM_PMU_H
20
21#ifdef CONFIG_KVM_ARM_PMU
22
23#include <linux/perf_event.h>
24#include <asm/perf_event.h>
25
26#define ARMV8_PMU_CYCLE_IDX (ARMV8_PMU_MAX_COUNTERS - 1)
27
28struct kvm_pmc {
29 u8 idx; /* index into the pmu->pmc array */
30 struct perf_event *perf_event;
31 u64 bitmask;
32};
33
34struct kvm_pmu {
35 int irq_num;
36 struct kvm_pmc pmc[ARMV8_PMU_MAX_COUNTERS];
37 bool ready;
38 bool irq_level;
39};
40
41#define kvm_arm_pmu_v3_ready(v) ((v)->arch.pmu.ready)
42#define kvm_arm_pmu_irq_initialized(v) ((v)->arch.pmu.irq_num >= VGIC_NR_SGIS)
43u64 kvm_pmu_get_counter_value(struct kvm_vcpu *vcpu, u64 select_idx);
44void kvm_pmu_set_counter_value(struct kvm_vcpu *vcpu, u64 select_idx, u64 val);
45u64 kvm_pmu_valid_counter_mask(struct kvm_vcpu *vcpu);
46void kvm_pmu_vcpu_reset(struct kvm_vcpu *vcpu);
47void kvm_pmu_vcpu_destroy(struct kvm_vcpu *vcpu);
48void kvm_pmu_disable_counter(struct kvm_vcpu *vcpu, u64 val);
49void kvm_pmu_enable_counter(struct kvm_vcpu *vcpu, u64 val);
50void kvm_pmu_overflow_set(struct kvm_vcpu *vcpu, u64 val);
51void kvm_pmu_flush_hwstate(struct kvm_vcpu *vcpu);
52void kvm_pmu_sync_hwstate(struct kvm_vcpu *vcpu);
53void kvm_pmu_software_increment(struct kvm_vcpu *vcpu, u64 val);
54void kvm_pmu_handle_pmcr(struct kvm_vcpu *vcpu, u64 val);
55void kvm_pmu_set_counter_event_type(struct kvm_vcpu *vcpu, u64 data,
56 u64 select_idx);
57bool kvm_arm_support_pmu_v3(void);
58int kvm_arm_pmu_v3_set_attr(struct kvm_vcpu *vcpu,
59 struct kvm_device_attr *attr);
60int kvm_arm_pmu_v3_get_attr(struct kvm_vcpu *vcpu,
61 struct kvm_device_attr *attr);
62int kvm_arm_pmu_v3_has_attr(struct kvm_vcpu *vcpu,
63 struct kvm_device_attr *attr);
64#else
65struct kvm_pmu {
66};
67
68#define kvm_arm_pmu_v3_ready(v) (false)
69#define kvm_arm_pmu_irq_initialized(v) (false)
70static inline u64 kvm_pmu_get_counter_value(struct kvm_vcpu *vcpu,
71 u64 select_idx)
72{
73 return 0;
74}
75static inline void kvm_pmu_set_counter_value(struct kvm_vcpu *vcpu,
76 u64 select_idx, u64 val) {}
77static inline u64 kvm_pmu_valid_counter_mask(struct kvm_vcpu *vcpu)
78{
79 return 0;
80}
81static inline void kvm_pmu_vcpu_reset(struct kvm_vcpu *vcpu) {}
82static inline void kvm_pmu_vcpu_destroy(struct kvm_vcpu *vcpu) {}
83static inline void kvm_pmu_disable_counter(struct kvm_vcpu *vcpu, u64 val) {}
84static inline void kvm_pmu_enable_counter(struct kvm_vcpu *vcpu, u64 val) {}
85static inline void kvm_pmu_overflow_set(struct kvm_vcpu *vcpu, u64 val) {}
86static inline void kvm_pmu_flush_hwstate(struct kvm_vcpu *vcpu) {}
87static inline void kvm_pmu_sync_hwstate(struct kvm_vcpu *vcpu) {}
88static inline void kvm_pmu_software_increment(struct kvm_vcpu *vcpu, u64 val) {}
89static inline void kvm_pmu_handle_pmcr(struct kvm_vcpu *vcpu, u64 val) {}
90static inline void kvm_pmu_set_counter_event_type(struct kvm_vcpu *vcpu,
91 u64 data, u64 select_idx) {}
92static inline bool kvm_arm_support_pmu_v3(void) { return false; }
93static inline int kvm_arm_pmu_v3_set_attr(struct kvm_vcpu *vcpu,
94 struct kvm_device_attr *attr)
95{
96 return -ENXIO;
97}
98static inline int kvm_arm_pmu_v3_get_attr(struct kvm_vcpu *vcpu,
99 struct kvm_device_attr *attr)
100{
101 return -ENXIO;
102}
103static inline int kvm_arm_pmu_v3_has_attr(struct kvm_vcpu *vcpu,
104 struct kvm_device_attr *attr)
105{
106 return -ENXIO;
107}
108#endif
109
110#endif
1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * Copyright (C) 2015 Linaro Ltd.
4 * Author: Shannon Zhao <shannon.zhao@linaro.org>
5 */
6
7#ifndef __ASM_ARM_KVM_PMU_H
8#define __ASM_ARM_KVM_PMU_H
9
10#include <linux/perf_event.h>
11#include <asm/perf_event.h>
12
13#define ARMV8_PMU_CYCLE_IDX (ARMV8_PMU_MAX_COUNTERS - 1)
14#define ARMV8_PMU_MAX_COUNTER_PAIRS ((ARMV8_PMU_MAX_COUNTERS + 1) >> 1)
15
16#ifdef CONFIG_KVM_ARM_PMU
17
18struct kvm_pmc {
19 u8 idx; /* index into the pmu->pmc array */
20 struct perf_event *perf_event;
21};
22
23struct kvm_pmu {
24 int irq_num;
25 struct kvm_pmc pmc[ARMV8_PMU_MAX_COUNTERS];
26 DECLARE_BITMAP(chained, ARMV8_PMU_MAX_COUNTER_PAIRS);
27 bool ready;
28 bool created;
29 bool irq_level;
30};
31
32#define kvm_arm_pmu_v3_ready(v) ((v)->arch.pmu.ready)
33#define kvm_arm_pmu_irq_initialized(v) ((v)->arch.pmu.irq_num >= VGIC_NR_SGIS)
34u64 kvm_pmu_get_counter_value(struct kvm_vcpu *vcpu, u64 select_idx);
35void kvm_pmu_set_counter_value(struct kvm_vcpu *vcpu, u64 select_idx, u64 val);
36u64 kvm_pmu_valid_counter_mask(struct kvm_vcpu *vcpu);
37void kvm_pmu_vcpu_init(struct kvm_vcpu *vcpu);
38void kvm_pmu_vcpu_reset(struct kvm_vcpu *vcpu);
39void kvm_pmu_vcpu_destroy(struct kvm_vcpu *vcpu);
40void kvm_pmu_disable_counter_mask(struct kvm_vcpu *vcpu, u64 val);
41void kvm_pmu_enable_counter_mask(struct kvm_vcpu *vcpu, u64 val);
42void kvm_pmu_flush_hwstate(struct kvm_vcpu *vcpu);
43void kvm_pmu_sync_hwstate(struct kvm_vcpu *vcpu);
44bool kvm_pmu_should_notify_user(struct kvm_vcpu *vcpu);
45void kvm_pmu_update_run(struct kvm_vcpu *vcpu);
46void kvm_pmu_software_increment(struct kvm_vcpu *vcpu, u64 val);
47void kvm_pmu_handle_pmcr(struct kvm_vcpu *vcpu, u64 val);
48void kvm_pmu_set_counter_event_type(struct kvm_vcpu *vcpu, u64 data,
49 u64 select_idx);
50bool kvm_arm_support_pmu_v3(void);
51int kvm_arm_pmu_v3_set_attr(struct kvm_vcpu *vcpu,
52 struct kvm_device_attr *attr);
53int kvm_arm_pmu_v3_get_attr(struct kvm_vcpu *vcpu,
54 struct kvm_device_attr *attr);
55int kvm_arm_pmu_v3_has_attr(struct kvm_vcpu *vcpu,
56 struct kvm_device_attr *attr);
57int kvm_arm_pmu_v3_enable(struct kvm_vcpu *vcpu);
58#else
59struct kvm_pmu {
60};
61
62#define kvm_arm_pmu_v3_ready(v) (false)
63#define kvm_arm_pmu_irq_initialized(v) (false)
64static inline u64 kvm_pmu_get_counter_value(struct kvm_vcpu *vcpu,
65 u64 select_idx)
66{
67 return 0;
68}
69static inline void kvm_pmu_set_counter_value(struct kvm_vcpu *vcpu,
70 u64 select_idx, u64 val) {}
71static inline u64 kvm_pmu_valid_counter_mask(struct kvm_vcpu *vcpu)
72{
73 return 0;
74}
75static inline void kvm_pmu_vcpu_init(struct kvm_vcpu *vcpu) {}
76static inline void kvm_pmu_vcpu_reset(struct kvm_vcpu *vcpu) {}
77static inline void kvm_pmu_vcpu_destroy(struct kvm_vcpu *vcpu) {}
78static inline void kvm_pmu_disable_counter_mask(struct kvm_vcpu *vcpu, u64 val) {}
79static inline void kvm_pmu_enable_counter_mask(struct kvm_vcpu *vcpu, u64 val) {}
80static inline void kvm_pmu_flush_hwstate(struct kvm_vcpu *vcpu) {}
81static inline void kvm_pmu_sync_hwstate(struct kvm_vcpu *vcpu) {}
82static inline bool kvm_pmu_should_notify_user(struct kvm_vcpu *vcpu)
83{
84 return false;
85}
86static inline void kvm_pmu_update_run(struct kvm_vcpu *vcpu) {}
87static inline void kvm_pmu_software_increment(struct kvm_vcpu *vcpu, u64 val) {}
88static inline void kvm_pmu_handle_pmcr(struct kvm_vcpu *vcpu, u64 val) {}
89static inline void kvm_pmu_set_counter_event_type(struct kvm_vcpu *vcpu,
90 u64 data, u64 select_idx) {}
91static inline bool kvm_arm_support_pmu_v3(void) { return false; }
92static inline int kvm_arm_pmu_v3_set_attr(struct kvm_vcpu *vcpu,
93 struct kvm_device_attr *attr)
94{
95 return -ENXIO;
96}
97static inline int kvm_arm_pmu_v3_get_attr(struct kvm_vcpu *vcpu,
98 struct kvm_device_attr *attr)
99{
100 return -ENXIO;
101}
102static inline int kvm_arm_pmu_v3_has_attr(struct kvm_vcpu *vcpu,
103 struct kvm_device_attr *attr)
104{
105 return -ENXIO;
106}
107static inline int kvm_arm_pmu_v3_enable(struct kvm_vcpu *vcpu)
108{
109 return 0;
110}
111#endif
112
113#endif