Loading...
1/*
2 * Renesas USB driver
3 *
4 * Copyright (C) 2011 Renesas Solutions Corp.
5 * Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
6 *
7 * This program is distributed in the hope that it will be useful,
8 * but WITHOUT ANY WARRANTY; without even the implied warranty of
9 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
10 * GNU General Public License for more details.
11 *
12 * You should have received a copy of the GNU General Public License
13 * along with this program; if not, write to the Free Software
14 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
15 *
16 */
17#include <linux/delay.h>
18#include <linux/io.h>
19#include <linux/scatterlist.h>
20#include "common.h"
21#include "pipe.h"
22
23#define usbhsf_get_cfifo(p) (&((p)->fifo_info.cfifo))
24#define usbhsf_is_cfifo(p, f) (usbhsf_get_cfifo(p) == f)
25
26#define usbhsf_fifo_is_busy(f) ((f)->pipe) /* see usbhs_pipe_select_fifo */
27
28/*
29 * packet initialize
30 */
31void usbhs_pkt_init(struct usbhs_pkt *pkt)
32{
33 INIT_LIST_HEAD(&pkt->node);
34}
35
36/*
37 * packet control function
38 */
39static int usbhsf_null_handle(struct usbhs_pkt *pkt, int *is_done)
40{
41 struct usbhs_priv *priv = usbhs_pipe_to_priv(pkt->pipe);
42 struct device *dev = usbhs_priv_to_dev(priv);
43
44 dev_err(dev, "null handler\n");
45
46 return -EINVAL;
47}
48
49static const struct usbhs_pkt_handle usbhsf_null_handler = {
50 .prepare = usbhsf_null_handle,
51 .try_run = usbhsf_null_handle,
52};
53
54void usbhs_pkt_push(struct usbhs_pipe *pipe, struct usbhs_pkt *pkt,
55 void (*done)(struct usbhs_priv *priv,
56 struct usbhs_pkt *pkt),
57 void *buf, int len, int zero, int sequence)
58{
59 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
60 struct device *dev = usbhs_priv_to_dev(priv);
61 unsigned long flags;
62
63 if (!done) {
64 dev_err(dev, "no done function\n");
65 return;
66 }
67
68 /******************** spin lock ********************/
69 usbhs_lock(priv, flags);
70
71 if (!pipe->handler) {
72 dev_err(dev, "no handler function\n");
73 pipe->handler = &usbhsf_null_handler;
74 }
75
76 list_move_tail(&pkt->node, &pipe->list);
77
78 /*
79 * each pkt must hold own handler.
80 * because handler might be changed by its situation.
81 * dma handler -> pio handler.
82 */
83 pkt->pipe = pipe;
84 pkt->buf = buf;
85 pkt->handler = pipe->handler;
86 pkt->length = len;
87 pkt->zero = zero;
88 pkt->actual = 0;
89 pkt->done = done;
90 pkt->sequence = sequence;
91
92 usbhs_unlock(priv, flags);
93 /******************** spin unlock ******************/
94}
95
96static void __usbhsf_pkt_del(struct usbhs_pkt *pkt)
97{
98 list_del_init(&pkt->node);
99}
100
101static struct usbhs_pkt *__usbhsf_pkt_get(struct usbhs_pipe *pipe)
102{
103 if (list_empty(&pipe->list))
104 return NULL;
105
106 return list_first_entry(&pipe->list, struct usbhs_pkt, node);
107}
108
109static void usbhsf_fifo_clear(struct usbhs_pipe *pipe,
110 struct usbhs_fifo *fifo);
111static void usbhsf_fifo_unselect(struct usbhs_pipe *pipe,
112 struct usbhs_fifo *fifo);
113static struct dma_chan *usbhsf_dma_chan_get(struct usbhs_fifo *fifo,
114 struct usbhs_pkt *pkt);
115#define usbhsf_dma_map(p) __usbhsf_dma_map_ctrl(p, 1)
116#define usbhsf_dma_unmap(p) __usbhsf_dma_map_ctrl(p, 0)
117static int __usbhsf_dma_map_ctrl(struct usbhs_pkt *pkt, int map);
118struct usbhs_pkt *usbhs_pkt_pop(struct usbhs_pipe *pipe, struct usbhs_pkt *pkt)
119{
120 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
121 struct usbhs_fifo *fifo = usbhs_pipe_to_fifo(pipe);
122 unsigned long flags;
123
124 /******************** spin lock ********************/
125 usbhs_lock(priv, flags);
126
127 usbhs_pipe_disable(pipe);
128
129 if (!pkt)
130 pkt = __usbhsf_pkt_get(pipe);
131
132 if (pkt) {
133 struct dma_chan *chan = NULL;
134
135 if (fifo)
136 chan = usbhsf_dma_chan_get(fifo, pkt);
137 if (chan) {
138 dmaengine_terminate_all(chan);
139 usbhsf_fifo_clear(pipe, fifo);
140 usbhsf_dma_unmap(pkt);
141 }
142
143 __usbhsf_pkt_del(pkt);
144 }
145
146 if (fifo)
147 usbhsf_fifo_unselect(pipe, fifo);
148
149 usbhs_unlock(priv, flags);
150 /******************** spin unlock ******************/
151
152 return pkt;
153}
154
155enum {
156 USBHSF_PKT_PREPARE,
157 USBHSF_PKT_TRY_RUN,
158 USBHSF_PKT_DMA_DONE,
159};
160
161static int usbhsf_pkt_handler(struct usbhs_pipe *pipe, int type)
162{
163 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
164 struct usbhs_pkt *pkt;
165 struct device *dev = usbhs_priv_to_dev(priv);
166 int (*func)(struct usbhs_pkt *pkt, int *is_done);
167 unsigned long flags;
168 int ret = 0;
169 int is_done = 0;
170
171 /******************** spin lock ********************/
172 usbhs_lock(priv, flags);
173
174 pkt = __usbhsf_pkt_get(pipe);
175 if (!pkt)
176 goto __usbhs_pkt_handler_end;
177
178 switch (type) {
179 case USBHSF_PKT_PREPARE:
180 func = pkt->handler->prepare;
181 break;
182 case USBHSF_PKT_TRY_RUN:
183 func = pkt->handler->try_run;
184 break;
185 case USBHSF_PKT_DMA_DONE:
186 func = pkt->handler->dma_done;
187 break;
188 default:
189 dev_err(dev, "unknown pkt handler\n");
190 goto __usbhs_pkt_handler_end;
191 }
192
193 if (likely(func))
194 ret = func(pkt, &is_done);
195
196 if (is_done)
197 __usbhsf_pkt_del(pkt);
198
199__usbhs_pkt_handler_end:
200 usbhs_unlock(priv, flags);
201 /******************** spin unlock ******************/
202
203 if (is_done) {
204 pkt->done(priv, pkt);
205 usbhs_pkt_start(pipe);
206 }
207
208 return ret;
209}
210
211void usbhs_pkt_start(struct usbhs_pipe *pipe)
212{
213 usbhsf_pkt_handler(pipe, USBHSF_PKT_PREPARE);
214}
215
216/*
217 * irq enable/disable function
218 */
219#define usbhsf_irq_empty_ctrl(p, e) usbhsf_irq_callback_ctrl(p, irq_bempsts, e)
220#define usbhsf_irq_ready_ctrl(p, e) usbhsf_irq_callback_ctrl(p, irq_brdysts, e)
221#define usbhsf_irq_callback_ctrl(pipe, status, enable) \
222 ({ \
223 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe); \
224 struct usbhs_mod *mod = usbhs_mod_get_current(priv); \
225 u16 status = (1 << usbhs_pipe_number(pipe)); \
226 if (!mod) \
227 return; \
228 if (enable) \
229 mod->status |= status; \
230 else \
231 mod->status &= ~status; \
232 usbhs_irq_callback_update(priv, mod); \
233 })
234
235static void usbhsf_tx_irq_ctrl(struct usbhs_pipe *pipe, int enable)
236{
237 /*
238 * And DCP pipe can NOT use "ready interrupt" for "send"
239 * it should use "empty" interrupt.
240 * see
241 * "Operation" - "Interrupt Function" - "BRDY Interrupt"
242 *
243 * on the other hand, normal pipe can use "ready interrupt" for "send"
244 * even though it is single/double buffer
245 */
246 if (usbhs_pipe_is_dcp(pipe))
247 usbhsf_irq_empty_ctrl(pipe, enable);
248 else
249 usbhsf_irq_ready_ctrl(pipe, enable);
250}
251
252static void usbhsf_rx_irq_ctrl(struct usbhs_pipe *pipe, int enable)
253{
254 usbhsf_irq_ready_ctrl(pipe, enable);
255}
256
257/*
258 * FIFO ctrl
259 */
260static void usbhsf_send_terminator(struct usbhs_pipe *pipe,
261 struct usbhs_fifo *fifo)
262{
263 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
264
265 usbhs_bset(priv, fifo->ctr, BVAL, BVAL);
266}
267
268static int usbhsf_fifo_barrier(struct usbhs_priv *priv,
269 struct usbhs_fifo *fifo)
270{
271 int timeout = 1024;
272
273 do {
274 /* The FIFO port is accessible */
275 if (usbhs_read(priv, fifo->ctr) & FRDY)
276 return 0;
277
278 udelay(10);
279 } while (timeout--);
280
281 return -EBUSY;
282}
283
284static void usbhsf_fifo_clear(struct usbhs_pipe *pipe,
285 struct usbhs_fifo *fifo)
286{
287 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
288
289 if (!usbhs_pipe_is_dcp(pipe))
290 usbhsf_fifo_barrier(priv, fifo);
291
292 usbhs_write(priv, fifo->ctr, BCLR);
293}
294
295static int usbhsf_fifo_rcv_len(struct usbhs_priv *priv,
296 struct usbhs_fifo *fifo)
297{
298 return usbhs_read(priv, fifo->ctr) & DTLN_MASK;
299}
300
301static void usbhsf_fifo_unselect(struct usbhs_pipe *pipe,
302 struct usbhs_fifo *fifo)
303{
304 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
305
306 usbhs_pipe_select_fifo(pipe, NULL);
307 usbhs_write(priv, fifo->sel, 0);
308}
309
310static int usbhsf_fifo_select(struct usbhs_pipe *pipe,
311 struct usbhs_fifo *fifo,
312 int write)
313{
314 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
315 struct device *dev = usbhs_priv_to_dev(priv);
316 int timeout = 1024;
317 u16 mask = ((1 << 5) | 0xF); /* mask of ISEL | CURPIPE */
318 u16 base = usbhs_pipe_number(pipe); /* CURPIPE */
319
320 if (usbhs_pipe_is_busy(pipe) ||
321 usbhsf_fifo_is_busy(fifo))
322 return -EBUSY;
323
324 if (usbhs_pipe_is_dcp(pipe)) {
325 base |= (1 == write) << 5; /* ISEL */
326
327 if (usbhs_mod_is_host(priv))
328 usbhs_dcp_dir_for_host(pipe, write);
329 }
330
331 /* "base" will be used below */
332 if (usbhs_get_dparam(priv, has_sudmac) && !usbhsf_is_cfifo(priv, fifo))
333 usbhs_write(priv, fifo->sel, base);
334 else
335 usbhs_write(priv, fifo->sel, base | MBW_32);
336
337 /* check ISEL and CURPIPE value */
338 while (timeout--) {
339 if (base == (mask & usbhs_read(priv, fifo->sel))) {
340 usbhs_pipe_select_fifo(pipe, fifo);
341 return 0;
342 }
343 udelay(10);
344 }
345
346 dev_err(dev, "fifo select error\n");
347
348 return -EIO;
349}
350
351/*
352 * DCP status stage
353 */
354static int usbhs_dcp_dir_switch_to_write(struct usbhs_pkt *pkt, int *is_done)
355{
356 struct usbhs_pipe *pipe = pkt->pipe;
357 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
358 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
359 struct device *dev = usbhs_priv_to_dev(priv);
360 int ret;
361
362 usbhs_pipe_disable(pipe);
363
364 ret = usbhsf_fifo_select(pipe, fifo, 1);
365 if (ret < 0) {
366 dev_err(dev, "%s() faile\n", __func__);
367 return ret;
368 }
369
370 usbhs_pipe_sequence_data1(pipe); /* DATA1 */
371
372 usbhsf_fifo_clear(pipe, fifo);
373 usbhsf_send_terminator(pipe, fifo);
374
375 usbhsf_fifo_unselect(pipe, fifo);
376
377 usbhsf_tx_irq_ctrl(pipe, 1);
378 usbhs_pipe_enable(pipe);
379
380 return ret;
381}
382
383static int usbhs_dcp_dir_switch_to_read(struct usbhs_pkt *pkt, int *is_done)
384{
385 struct usbhs_pipe *pipe = pkt->pipe;
386 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
387 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
388 struct device *dev = usbhs_priv_to_dev(priv);
389 int ret;
390
391 usbhs_pipe_disable(pipe);
392
393 ret = usbhsf_fifo_select(pipe, fifo, 0);
394 if (ret < 0) {
395 dev_err(dev, "%s() fail\n", __func__);
396 return ret;
397 }
398
399 usbhs_pipe_sequence_data1(pipe); /* DATA1 */
400 usbhsf_fifo_clear(pipe, fifo);
401
402 usbhsf_fifo_unselect(pipe, fifo);
403
404 usbhsf_rx_irq_ctrl(pipe, 1);
405 usbhs_pipe_enable(pipe);
406
407 return ret;
408
409}
410
411static int usbhs_dcp_dir_switch_done(struct usbhs_pkt *pkt, int *is_done)
412{
413 struct usbhs_pipe *pipe = pkt->pipe;
414
415 if (pkt->handler == &usbhs_dcp_status_stage_in_handler)
416 usbhsf_tx_irq_ctrl(pipe, 0);
417 else
418 usbhsf_rx_irq_ctrl(pipe, 0);
419
420 pkt->actual = pkt->length;
421 *is_done = 1;
422
423 return 0;
424}
425
426const struct usbhs_pkt_handle usbhs_dcp_status_stage_in_handler = {
427 .prepare = usbhs_dcp_dir_switch_to_write,
428 .try_run = usbhs_dcp_dir_switch_done,
429};
430
431const struct usbhs_pkt_handle usbhs_dcp_status_stage_out_handler = {
432 .prepare = usbhs_dcp_dir_switch_to_read,
433 .try_run = usbhs_dcp_dir_switch_done,
434};
435
436/*
437 * DCP data stage (push)
438 */
439static int usbhsf_dcp_data_stage_try_push(struct usbhs_pkt *pkt, int *is_done)
440{
441 struct usbhs_pipe *pipe = pkt->pipe;
442
443 usbhs_pipe_sequence_data1(pipe); /* DATA1 */
444
445 /*
446 * change handler to PIO push
447 */
448 pkt->handler = &usbhs_fifo_pio_push_handler;
449
450 return pkt->handler->prepare(pkt, is_done);
451}
452
453const struct usbhs_pkt_handle usbhs_dcp_data_stage_out_handler = {
454 .prepare = usbhsf_dcp_data_stage_try_push,
455};
456
457/*
458 * DCP data stage (pop)
459 */
460static int usbhsf_dcp_data_stage_prepare_pop(struct usbhs_pkt *pkt,
461 int *is_done)
462{
463 struct usbhs_pipe *pipe = pkt->pipe;
464 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
465 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv);
466
467 if (usbhs_pipe_is_busy(pipe))
468 return 0;
469
470 /*
471 * prepare pop for DCP should
472 * - change DCP direction,
473 * - clear fifo
474 * - DATA1
475 */
476 usbhs_pipe_disable(pipe);
477
478 usbhs_pipe_sequence_data1(pipe); /* DATA1 */
479
480 usbhsf_fifo_select(pipe, fifo, 0);
481 usbhsf_fifo_clear(pipe, fifo);
482 usbhsf_fifo_unselect(pipe, fifo);
483
484 /*
485 * change handler to PIO pop
486 */
487 pkt->handler = &usbhs_fifo_pio_pop_handler;
488
489 return pkt->handler->prepare(pkt, is_done);
490}
491
492const struct usbhs_pkt_handle usbhs_dcp_data_stage_in_handler = {
493 .prepare = usbhsf_dcp_data_stage_prepare_pop,
494};
495
496/*
497 * PIO push handler
498 */
499static int usbhsf_pio_try_push(struct usbhs_pkt *pkt, int *is_done)
500{
501 struct usbhs_pipe *pipe = pkt->pipe;
502 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
503 struct device *dev = usbhs_priv_to_dev(priv);
504 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
505 void __iomem *addr = priv->base + fifo->port;
506 u8 *buf;
507 int maxp = usbhs_pipe_get_maxpacket(pipe);
508 int total_len;
509 int i, ret, len;
510 int is_short;
511
512 usbhs_pipe_data_sequence(pipe, pkt->sequence);
513 pkt->sequence = -1; /* -1 sequence will be ignored */
514
515 usbhs_pipe_set_trans_count_if_bulk(pipe, pkt->length);
516
517 ret = usbhsf_fifo_select(pipe, fifo, 1);
518 if (ret < 0)
519 return 0;
520
521 ret = usbhs_pipe_is_accessible(pipe);
522 if (ret < 0) {
523 /* inaccessible pipe is not an error */
524 ret = 0;
525 goto usbhs_fifo_write_busy;
526 }
527
528 ret = usbhsf_fifo_barrier(priv, fifo);
529 if (ret < 0)
530 goto usbhs_fifo_write_busy;
531
532 buf = pkt->buf + pkt->actual;
533 len = pkt->length - pkt->actual;
534 len = min(len, maxp);
535 total_len = len;
536 is_short = total_len < maxp;
537
538 /*
539 * FIXME
540 *
541 * 32-bit access only
542 */
543 if (len >= 4 && !((unsigned long)buf & 0x03)) {
544 iowrite32_rep(addr, buf, len / 4);
545 len %= 4;
546 buf += total_len - len;
547 }
548
549 /* the rest operation */
550 for (i = 0; i < len; i++)
551 iowrite8(buf[i], addr + (0x03 - (i & 0x03)));
552
553 /*
554 * variable update
555 */
556 pkt->actual += total_len;
557
558 if (pkt->actual < pkt->length)
559 *is_done = 0; /* there are remainder data */
560 else if (is_short)
561 *is_done = 1; /* short packet */
562 else
563 *is_done = !pkt->zero; /* send zero packet ? */
564
565 /*
566 * pipe/irq handling
567 */
568 if (is_short)
569 usbhsf_send_terminator(pipe, fifo);
570
571 usbhsf_tx_irq_ctrl(pipe, !*is_done);
572 usbhs_pipe_running(pipe, !*is_done);
573 usbhs_pipe_enable(pipe);
574
575 dev_dbg(dev, " send %d (%d/ %d/ %d/ %d)\n",
576 usbhs_pipe_number(pipe),
577 pkt->length, pkt->actual, *is_done, pkt->zero);
578
579 usbhsf_fifo_unselect(pipe, fifo);
580
581 return 0;
582
583usbhs_fifo_write_busy:
584 usbhsf_fifo_unselect(pipe, fifo);
585
586 /*
587 * pipe is busy.
588 * retry in interrupt
589 */
590 usbhsf_tx_irq_ctrl(pipe, 1);
591 usbhs_pipe_running(pipe, 1);
592
593 return ret;
594}
595
596static int usbhsf_pio_prepare_push(struct usbhs_pkt *pkt, int *is_done)
597{
598 if (usbhs_pipe_is_running(pkt->pipe))
599 return 0;
600
601 return usbhsf_pio_try_push(pkt, is_done);
602}
603
604const struct usbhs_pkt_handle usbhs_fifo_pio_push_handler = {
605 .prepare = usbhsf_pio_prepare_push,
606 .try_run = usbhsf_pio_try_push,
607};
608
609/*
610 * PIO pop handler
611 */
612static int usbhsf_prepare_pop(struct usbhs_pkt *pkt, int *is_done)
613{
614 struct usbhs_pipe *pipe = pkt->pipe;
615 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
616 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv);
617
618 if (usbhs_pipe_is_busy(pipe))
619 return 0;
620
621 if (usbhs_pipe_is_running(pipe))
622 return 0;
623
624 /*
625 * pipe enable to prepare packet receive
626 */
627 usbhs_pipe_data_sequence(pipe, pkt->sequence);
628 pkt->sequence = -1; /* -1 sequence will be ignored */
629
630 if (usbhs_pipe_is_dcp(pipe))
631 usbhsf_fifo_clear(pipe, fifo);
632
633 usbhs_pipe_set_trans_count_if_bulk(pipe, pkt->length);
634 usbhs_pipe_enable(pipe);
635 usbhs_pipe_running(pipe, 1);
636 usbhsf_rx_irq_ctrl(pipe, 1);
637
638 return 0;
639}
640
641static int usbhsf_pio_try_pop(struct usbhs_pkt *pkt, int *is_done)
642{
643 struct usbhs_pipe *pipe = pkt->pipe;
644 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
645 struct device *dev = usbhs_priv_to_dev(priv);
646 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
647 void __iomem *addr = priv->base + fifo->port;
648 u8 *buf;
649 u32 data = 0;
650 int maxp = usbhs_pipe_get_maxpacket(pipe);
651 int rcv_len, len;
652 int i, ret;
653 int total_len = 0;
654
655 ret = usbhsf_fifo_select(pipe, fifo, 0);
656 if (ret < 0)
657 return 0;
658
659 ret = usbhsf_fifo_barrier(priv, fifo);
660 if (ret < 0)
661 goto usbhs_fifo_read_busy;
662
663 rcv_len = usbhsf_fifo_rcv_len(priv, fifo);
664
665 buf = pkt->buf + pkt->actual;
666 len = pkt->length - pkt->actual;
667 len = min(len, rcv_len);
668 total_len = len;
669
670 /*
671 * update actual length first here to decide disable pipe.
672 * if this pipe keeps BUF status and all data were popped,
673 * then, next interrupt/token will be issued again
674 */
675 pkt->actual += total_len;
676
677 if ((pkt->actual == pkt->length) || /* receive all data */
678 (total_len < maxp)) { /* short packet */
679 *is_done = 1;
680 usbhsf_rx_irq_ctrl(pipe, 0);
681 usbhs_pipe_running(pipe, 0);
682 /*
683 * If function mode, since this controller is possible to enter
684 * Control Write status stage at this timing, this driver
685 * should not disable the pipe. If such a case happens, this
686 * controller is not able to complete the status stage.
687 */
688 if (!usbhs_mod_is_host(priv) && !usbhs_pipe_is_dcp(pipe))
689 usbhs_pipe_disable(pipe); /* disable pipe first */
690 }
691
692 /*
693 * Buffer clear if Zero-Length packet
694 *
695 * see
696 * "Operation" - "FIFO Buffer Memory" - "FIFO Port Function"
697 */
698 if (0 == rcv_len) {
699 pkt->zero = 1;
700 usbhsf_fifo_clear(pipe, fifo);
701 goto usbhs_fifo_read_end;
702 }
703
704 /*
705 * FIXME
706 *
707 * 32-bit access only
708 */
709 if (len >= 4 && !((unsigned long)buf & 0x03)) {
710 ioread32_rep(addr, buf, len / 4);
711 len %= 4;
712 buf += total_len - len;
713 }
714
715 /* the rest operation */
716 for (i = 0; i < len; i++) {
717 if (!(i & 0x03))
718 data = ioread32(addr);
719
720 buf[i] = (data >> ((i & 0x03) * 8)) & 0xff;
721 }
722
723usbhs_fifo_read_end:
724 dev_dbg(dev, " recv %d (%d/ %d/ %d/ %d)\n",
725 usbhs_pipe_number(pipe),
726 pkt->length, pkt->actual, *is_done, pkt->zero);
727
728usbhs_fifo_read_busy:
729 usbhsf_fifo_unselect(pipe, fifo);
730
731 return ret;
732}
733
734const struct usbhs_pkt_handle usbhs_fifo_pio_pop_handler = {
735 .prepare = usbhsf_prepare_pop,
736 .try_run = usbhsf_pio_try_pop,
737};
738
739/*
740 * DCP ctrol statge handler
741 */
742static int usbhsf_ctrl_stage_end(struct usbhs_pkt *pkt, int *is_done)
743{
744 usbhs_dcp_control_transfer_done(pkt->pipe);
745
746 *is_done = 1;
747
748 return 0;
749}
750
751const struct usbhs_pkt_handle usbhs_ctrl_stage_end_handler = {
752 .prepare = usbhsf_ctrl_stage_end,
753 .try_run = usbhsf_ctrl_stage_end,
754};
755
756/*
757 * DMA fifo functions
758 */
759static struct dma_chan *usbhsf_dma_chan_get(struct usbhs_fifo *fifo,
760 struct usbhs_pkt *pkt)
761{
762 if (&usbhs_fifo_dma_push_handler == pkt->handler)
763 return fifo->tx_chan;
764
765 if (&usbhs_fifo_dma_pop_handler == pkt->handler)
766 return fifo->rx_chan;
767
768 return NULL;
769}
770
771static struct usbhs_fifo *usbhsf_get_dma_fifo(struct usbhs_priv *priv,
772 struct usbhs_pkt *pkt)
773{
774 struct usbhs_fifo *fifo;
775 int i;
776
777 usbhs_for_each_dfifo(priv, fifo, i) {
778 if (usbhsf_dma_chan_get(fifo, pkt) &&
779 !usbhsf_fifo_is_busy(fifo))
780 return fifo;
781 }
782
783 return NULL;
784}
785
786#define usbhsf_dma_start(p, f) __usbhsf_dma_ctrl(p, f, DREQE)
787#define usbhsf_dma_stop(p, f) __usbhsf_dma_ctrl(p, f, 0)
788static void __usbhsf_dma_ctrl(struct usbhs_pipe *pipe,
789 struct usbhs_fifo *fifo,
790 u16 dreqe)
791{
792 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
793
794 usbhs_bset(priv, fifo->sel, DREQE, dreqe);
795}
796
797static int __usbhsf_dma_map_ctrl(struct usbhs_pkt *pkt, int map)
798{
799 struct usbhs_pipe *pipe = pkt->pipe;
800 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
801 struct usbhs_pipe_info *info = usbhs_priv_to_pipeinfo(priv);
802
803 return info->dma_map_ctrl(pkt, map);
804}
805
806static void usbhsf_dma_complete(void *arg);
807static void xfer_work(struct work_struct *work)
808{
809 struct usbhs_pkt *pkt = container_of(work, struct usbhs_pkt, work);
810 struct usbhs_pipe *pipe = pkt->pipe;
811 struct usbhs_fifo *fifo = usbhs_pipe_to_fifo(pipe);
812 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
813 struct dma_async_tx_descriptor *desc;
814 struct dma_chan *chan = usbhsf_dma_chan_get(fifo, pkt);
815 struct device *dev = usbhs_priv_to_dev(priv);
816 enum dma_transfer_direction dir;
817
818 dir = usbhs_pipe_is_dir_in(pipe) ? DMA_DEV_TO_MEM : DMA_MEM_TO_DEV;
819
820 desc = dmaengine_prep_slave_single(chan, pkt->dma + pkt->actual,
821 pkt->trans, dir,
822 DMA_PREP_INTERRUPT | DMA_CTRL_ACK);
823 if (!desc)
824 return;
825
826 desc->callback = usbhsf_dma_complete;
827 desc->callback_param = pipe;
828
829 pkt->cookie = dmaengine_submit(desc);
830 if (pkt->cookie < 0) {
831 dev_err(dev, "Failed to submit dma descriptor\n");
832 return;
833 }
834
835 dev_dbg(dev, " %s %d (%d/ %d)\n",
836 fifo->name, usbhs_pipe_number(pipe), pkt->length, pkt->zero);
837
838 usbhs_pipe_running(pipe, 1);
839 usbhsf_dma_start(pipe, fifo);
840 usbhs_pipe_set_trans_count_if_bulk(pipe, pkt->trans);
841 dma_async_issue_pending(chan);
842 usbhs_pipe_enable(pipe);
843}
844
845/*
846 * DMA push handler
847 */
848static int usbhsf_dma_prepare_push(struct usbhs_pkt *pkt, int *is_done)
849{
850 struct usbhs_pipe *pipe = pkt->pipe;
851 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
852 struct usbhs_fifo *fifo;
853 int len = pkt->length - pkt->actual;
854 int ret;
855 uintptr_t align_mask;
856
857 if (usbhs_pipe_is_busy(pipe))
858 return 0;
859
860 /* use PIO if packet is less than pio_dma_border or pipe is DCP */
861 if ((len < usbhs_get_dparam(priv, pio_dma_border)) ||
862 usbhs_pipe_is_dcp(pipe))
863 goto usbhsf_pio_prepare_push;
864
865 /* check data length if this driver don't use USB-DMAC */
866 if (!usbhs_get_dparam(priv, has_usb_dmac) && len & 0x7)
867 goto usbhsf_pio_prepare_push;
868
869 /* check buffer alignment */
870 align_mask = usbhs_get_dparam(priv, has_usb_dmac) ?
871 USBHS_USB_DMAC_XFER_SIZE - 1 : 0x7;
872 if ((uintptr_t)(pkt->buf + pkt->actual) & align_mask)
873 goto usbhsf_pio_prepare_push;
874
875 /* return at this time if the pipe is running */
876 if (usbhs_pipe_is_running(pipe))
877 return 0;
878
879 /* get enable DMA fifo */
880 fifo = usbhsf_get_dma_fifo(priv, pkt);
881 if (!fifo)
882 goto usbhsf_pio_prepare_push;
883
884 if (usbhsf_dma_map(pkt) < 0)
885 goto usbhsf_pio_prepare_push;
886
887 ret = usbhsf_fifo_select(pipe, fifo, 0);
888 if (ret < 0)
889 goto usbhsf_pio_prepare_push_unmap;
890
891 pkt->trans = len;
892
893 usbhsf_tx_irq_ctrl(pipe, 0);
894 INIT_WORK(&pkt->work, xfer_work);
895 schedule_work(&pkt->work);
896
897 return 0;
898
899usbhsf_pio_prepare_push_unmap:
900 usbhsf_dma_unmap(pkt);
901usbhsf_pio_prepare_push:
902 /*
903 * change handler to PIO
904 */
905 pkt->handler = &usbhs_fifo_pio_push_handler;
906
907 return pkt->handler->prepare(pkt, is_done);
908}
909
910static int usbhsf_dma_push_done(struct usbhs_pkt *pkt, int *is_done)
911{
912 struct usbhs_pipe *pipe = pkt->pipe;
913 int is_short = pkt->trans % usbhs_pipe_get_maxpacket(pipe);
914
915 pkt->actual += pkt->trans;
916
917 if (pkt->actual < pkt->length)
918 *is_done = 0; /* there are remainder data */
919 else if (is_short)
920 *is_done = 1; /* short packet */
921 else
922 *is_done = !pkt->zero; /* send zero packet? */
923
924 usbhs_pipe_running(pipe, !*is_done);
925
926 usbhsf_dma_stop(pipe, pipe->fifo);
927 usbhsf_dma_unmap(pkt);
928 usbhsf_fifo_unselect(pipe, pipe->fifo);
929
930 if (!*is_done) {
931 /* change handler to PIO */
932 pkt->handler = &usbhs_fifo_pio_push_handler;
933 return pkt->handler->try_run(pkt, is_done);
934 }
935
936 return 0;
937}
938
939const struct usbhs_pkt_handle usbhs_fifo_dma_push_handler = {
940 .prepare = usbhsf_dma_prepare_push,
941 .dma_done = usbhsf_dma_push_done,
942};
943
944/*
945 * DMA pop handler
946 */
947
948static int usbhsf_dma_prepare_pop_with_rx_irq(struct usbhs_pkt *pkt,
949 int *is_done)
950{
951 return usbhsf_prepare_pop(pkt, is_done);
952}
953
954static int usbhsf_dma_prepare_pop_with_usb_dmac(struct usbhs_pkt *pkt,
955 int *is_done)
956{
957 struct usbhs_pipe *pipe = pkt->pipe;
958 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
959 struct usbhs_fifo *fifo;
960 int ret;
961
962 if (usbhs_pipe_is_busy(pipe))
963 return 0;
964
965 /* use PIO if packet is less than pio_dma_border or pipe is DCP */
966 if ((pkt->length < usbhs_get_dparam(priv, pio_dma_border)) ||
967 usbhs_pipe_is_dcp(pipe))
968 goto usbhsf_pio_prepare_pop;
969
970 fifo = usbhsf_get_dma_fifo(priv, pkt);
971 if (!fifo)
972 goto usbhsf_pio_prepare_pop;
973
974 if ((uintptr_t)pkt->buf & (USBHS_USB_DMAC_XFER_SIZE - 1))
975 goto usbhsf_pio_prepare_pop;
976
977 usbhs_pipe_config_change_bfre(pipe, 1);
978
979 ret = usbhsf_fifo_select(pipe, fifo, 0);
980 if (ret < 0)
981 goto usbhsf_pio_prepare_pop;
982
983 if (usbhsf_dma_map(pkt) < 0)
984 goto usbhsf_pio_prepare_pop_unselect;
985
986 /* DMA */
987
988 /*
989 * usbhs_fifo_dma_pop_handler :: prepare
990 * enabled irq to come here.
991 * but it is no longer needed for DMA. disable it.
992 */
993 usbhsf_rx_irq_ctrl(pipe, 0);
994
995 pkt->trans = pkt->length;
996
997 INIT_WORK(&pkt->work, xfer_work);
998 schedule_work(&pkt->work);
999
1000 return 0;
1001
1002usbhsf_pio_prepare_pop_unselect:
1003 usbhsf_fifo_unselect(pipe, fifo);
1004usbhsf_pio_prepare_pop:
1005
1006 /*
1007 * change handler to PIO
1008 */
1009 pkt->handler = &usbhs_fifo_pio_pop_handler;
1010 usbhs_pipe_config_change_bfre(pipe, 0);
1011
1012 return pkt->handler->prepare(pkt, is_done);
1013}
1014
1015static int usbhsf_dma_prepare_pop(struct usbhs_pkt *pkt, int *is_done)
1016{
1017 struct usbhs_priv *priv = usbhs_pipe_to_priv(pkt->pipe);
1018
1019 if (usbhs_get_dparam(priv, has_usb_dmac))
1020 return usbhsf_dma_prepare_pop_with_usb_dmac(pkt, is_done);
1021 else
1022 return usbhsf_dma_prepare_pop_with_rx_irq(pkt, is_done);
1023}
1024
1025static int usbhsf_dma_try_pop_with_rx_irq(struct usbhs_pkt *pkt, int *is_done)
1026{
1027 struct usbhs_pipe *pipe = pkt->pipe;
1028 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
1029 struct usbhs_fifo *fifo;
1030 int len, ret;
1031
1032 if (usbhs_pipe_is_busy(pipe))
1033 return 0;
1034
1035 if (usbhs_pipe_is_dcp(pipe))
1036 goto usbhsf_pio_prepare_pop;
1037
1038 /* get enable DMA fifo */
1039 fifo = usbhsf_get_dma_fifo(priv, pkt);
1040 if (!fifo)
1041 goto usbhsf_pio_prepare_pop;
1042
1043 if ((uintptr_t)(pkt->buf + pkt->actual) & 0x7) /* 8byte alignment */
1044 goto usbhsf_pio_prepare_pop;
1045
1046 ret = usbhsf_fifo_select(pipe, fifo, 0);
1047 if (ret < 0)
1048 goto usbhsf_pio_prepare_pop;
1049
1050 /* use PIO if packet is less than pio_dma_border */
1051 len = usbhsf_fifo_rcv_len(priv, fifo);
1052 len = min(pkt->length - pkt->actual, len);
1053 if (len & 0x7) /* 8byte alignment */
1054 goto usbhsf_pio_prepare_pop_unselect;
1055
1056 if (len < usbhs_get_dparam(priv, pio_dma_border))
1057 goto usbhsf_pio_prepare_pop_unselect;
1058
1059 ret = usbhsf_fifo_barrier(priv, fifo);
1060 if (ret < 0)
1061 goto usbhsf_pio_prepare_pop_unselect;
1062
1063 if (usbhsf_dma_map(pkt) < 0)
1064 goto usbhsf_pio_prepare_pop_unselect;
1065
1066 /* DMA */
1067
1068 /*
1069 * usbhs_fifo_dma_pop_handler :: prepare
1070 * enabled irq to come here.
1071 * but it is no longer needed for DMA. disable it.
1072 */
1073 usbhsf_rx_irq_ctrl(pipe, 0);
1074
1075 pkt->trans = len;
1076
1077 INIT_WORK(&pkt->work, xfer_work);
1078 schedule_work(&pkt->work);
1079
1080 return 0;
1081
1082usbhsf_pio_prepare_pop_unselect:
1083 usbhsf_fifo_unselect(pipe, fifo);
1084usbhsf_pio_prepare_pop:
1085
1086 /*
1087 * change handler to PIO
1088 */
1089 pkt->handler = &usbhs_fifo_pio_pop_handler;
1090
1091 return pkt->handler->try_run(pkt, is_done);
1092}
1093
1094static int usbhsf_dma_try_pop(struct usbhs_pkt *pkt, int *is_done)
1095{
1096 struct usbhs_priv *priv = usbhs_pipe_to_priv(pkt->pipe);
1097
1098 BUG_ON(usbhs_get_dparam(priv, has_usb_dmac));
1099
1100 return usbhsf_dma_try_pop_with_rx_irq(pkt, is_done);
1101}
1102
1103static int usbhsf_dma_pop_done_with_rx_irq(struct usbhs_pkt *pkt, int *is_done)
1104{
1105 struct usbhs_pipe *pipe = pkt->pipe;
1106 int maxp = usbhs_pipe_get_maxpacket(pipe);
1107
1108 usbhsf_dma_stop(pipe, pipe->fifo);
1109 usbhsf_dma_unmap(pkt);
1110 usbhsf_fifo_unselect(pipe, pipe->fifo);
1111
1112 pkt->actual += pkt->trans;
1113
1114 if ((pkt->actual == pkt->length) || /* receive all data */
1115 (pkt->trans < maxp)) { /* short packet */
1116 *is_done = 1;
1117 usbhs_pipe_running(pipe, 0);
1118 } else {
1119 /* re-enable */
1120 usbhs_pipe_running(pipe, 0);
1121 usbhsf_prepare_pop(pkt, is_done);
1122 }
1123
1124 return 0;
1125}
1126
1127static size_t usbhs_dma_calc_received_size(struct usbhs_pkt *pkt,
1128 struct dma_chan *chan, int dtln)
1129{
1130 struct usbhs_pipe *pipe = pkt->pipe;
1131 struct dma_tx_state state;
1132 size_t received_size;
1133 int maxp = usbhs_pipe_get_maxpacket(pipe);
1134
1135 dmaengine_tx_status(chan, pkt->cookie, &state);
1136 received_size = pkt->length - state.residue;
1137
1138 if (dtln) {
1139 received_size -= USBHS_USB_DMAC_XFER_SIZE;
1140 received_size &= ~(maxp - 1);
1141 received_size += dtln;
1142 }
1143
1144 return received_size;
1145}
1146
1147static int usbhsf_dma_pop_done_with_usb_dmac(struct usbhs_pkt *pkt,
1148 int *is_done)
1149{
1150 struct usbhs_pipe *pipe = pkt->pipe;
1151 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
1152 struct usbhs_fifo *fifo = usbhs_pipe_to_fifo(pipe);
1153 struct dma_chan *chan = usbhsf_dma_chan_get(fifo, pkt);
1154 int rcv_len;
1155
1156 /*
1157 * Since the driver disables rx_irq in DMA mode, the interrupt handler
1158 * cannot the BRDYSTS. So, the function clears it here because the
1159 * driver may use PIO mode next time.
1160 */
1161 usbhs_xxxsts_clear(priv, BRDYSTS, usbhs_pipe_number(pipe));
1162
1163 rcv_len = usbhsf_fifo_rcv_len(priv, fifo);
1164 usbhsf_fifo_clear(pipe, fifo);
1165 pkt->actual = usbhs_dma_calc_received_size(pkt, chan, rcv_len);
1166
1167 usbhsf_dma_stop(pipe, fifo);
1168 usbhsf_dma_unmap(pkt);
1169 usbhsf_fifo_unselect(pipe, pipe->fifo);
1170
1171 /* The driver can assume the rx transaction is always "done" */
1172 *is_done = 1;
1173
1174 return 0;
1175}
1176
1177static int usbhsf_dma_pop_done(struct usbhs_pkt *pkt, int *is_done)
1178{
1179 struct usbhs_priv *priv = usbhs_pipe_to_priv(pkt->pipe);
1180
1181 if (usbhs_get_dparam(priv, has_usb_dmac))
1182 return usbhsf_dma_pop_done_with_usb_dmac(pkt, is_done);
1183 else
1184 return usbhsf_dma_pop_done_with_rx_irq(pkt, is_done);
1185}
1186
1187const struct usbhs_pkt_handle usbhs_fifo_dma_pop_handler = {
1188 .prepare = usbhsf_dma_prepare_pop,
1189 .try_run = usbhsf_dma_try_pop,
1190 .dma_done = usbhsf_dma_pop_done
1191};
1192
1193/*
1194 * DMA setting
1195 */
1196static bool usbhsf_dma_filter(struct dma_chan *chan, void *param)
1197{
1198 struct sh_dmae_slave *slave = param;
1199
1200 /*
1201 * FIXME
1202 *
1203 * usbhs doesn't recognize id = 0 as valid DMA
1204 */
1205 if (0 == slave->shdma_slave.slave_id)
1206 return false;
1207
1208 chan->private = slave;
1209
1210 return true;
1211}
1212
1213static void usbhsf_dma_quit(struct usbhs_priv *priv, struct usbhs_fifo *fifo)
1214{
1215 if (fifo->tx_chan)
1216 dma_release_channel(fifo->tx_chan);
1217 if (fifo->rx_chan)
1218 dma_release_channel(fifo->rx_chan);
1219
1220 fifo->tx_chan = NULL;
1221 fifo->rx_chan = NULL;
1222}
1223
1224static void usbhsf_dma_init_pdev(struct usbhs_fifo *fifo)
1225{
1226 dma_cap_mask_t mask;
1227
1228 dma_cap_zero(mask);
1229 dma_cap_set(DMA_SLAVE, mask);
1230 fifo->tx_chan = dma_request_channel(mask, usbhsf_dma_filter,
1231 &fifo->tx_slave);
1232
1233 dma_cap_zero(mask);
1234 dma_cap_set(DMA_SLAVE, mask);
1235 fifo->rx_chan = dma_request_channel(mask, usbhsf_dma_filter,
1236 &fifo->rx_slave);
1237}
1238
1239static void usbhsf_dma_init_dt(struct device *dev, struct usbhs_fifo *fifo,
1240 int channel)
1241{
1242 char name[16];
1243
1244 /*
1245 * To avoid complex handing for DnFIFOs, the driver uses each
1246 * DnFIFO as TX or RX direction (not bi-direction).
1247 * So, the driver uses odd channels for TX, even channels for RX.
1248 */
1249 snprintf(name, sizeof(name), "ch%d", channel);
1250 if (channel & 1) {
1251 fifo->tx_chan = dma_request_slave_channel_reason(dev, name);
1252 if (IS_ERR(fifo->tx_chan))
1253 fifo->tx_chan = NULL;
1254 } else {
1255 fifo->rx_chan = dma_request_slave_channel_reason(dev, name);
1256 if (IS_ERR(fifo->rx_chan))
1257 fifo->rx_chan = NULL;
1258 }
1259}
1260
1261static void usbhsf_dma_init(struct usbhs_priv *priv, struct usbhs_fifo *fifo,
1262 int channel)
1263{
1264 struct device *dev = usbhs_priv_to_dev(priv);
1265
1266 if (dev->of_node)
1267 usbhsf_dma_init_dt(dev, fifo, channel);
1268 else
1269 usbhsf_dma_init_pdev(fifo);
1270
1271 if (fifo->tx_chan || fifo->rx_chan)
1272 dev_dbg(dev, "enable DMAEngine (%s%s%s)\n",
1273 fifo->name,
1274 fifo->tx_chan ? "[TX]" : " ",
1275 fifo->rx_chan ? "[RX]" : " ");
1276}
1277
1278/*
1279 * irq functions
1280 */
1281static int usbhsf_irq_empty(struct usbhs_priv *priv,
1282 struct usbhs_irq_state *irq_state)
1283{
1284 struct usbhs_pipe *pipe;
1285 struct device *dev = usbhs_priv_to_dev(priv);
1286 int i, ret;
1287
1288 if (!irq_state->bempsts) {
1289 dev_err(dev, "debug %s !!\n", __func__);
1290 return -EIO;
1291 }
1292
1293 dev_dbg(dev, "irq empty [0x%04x]\n", irq_state->bempsts);
1294
1295 /*
1296 * search interrupted "pipe"
1297 * not "uep".
1298 */
1299 usbhs_for_each_pipe_with_dcp(pipe, priv, i) {
1300 if (!(irq_state->bempsts & (1 << i)))
1301 continue;
1302
1303 ret = usbhsf_pkt_handler(pipe, USBHSF_PKT_TRY_RUN);
1304 if (ret < 0)
1305 dev_err(dev, "irq_empty run_error %d : %d\n", i, ret);
1306 }
1307
1308 return 0;
1309}
1310
1311static int usbhsf_irq_ready(struct usbhs_priv *priv,
1312 struct usbhs_irq_state *irq_state)
1313{
1314 struct usbhs_pipe *pipe;
1315 struct device *dev = usbhs_priv_to_dev(priv);
1316 int i, ret;
1317
1318 if (!irq_state->brdysts) {
1319 dev_err(dev, "debug %s !!\n", __func__);
1320 return -EIO;
1321 }
1322
1323 dev_dbg(dev, "irq ready [0x%04x]\n", irq_state->brdysts);
1324
1325 /*
1326 * search interrupted "pipe"
1327 * not "uep".
1328 */
1329 usbhs_for_each_pipe_with_dcp(pipe, priv, i) {
1330 if (!(irq_state->brdysts & (1 << i)))
1331 continue;
1332
1333 ret = usbhsf_pkt_handler(pipe, USBHSF_PKT_TRY_RUN);
1334 if (ret < 0)
1335 dev_err(dev, "irq_ready run_error %d : %d\n", i, ret);
1336 }
1337
1338 return 0;
1339}
1340
1341static void usbhsf_dma_complete(void *arg)
1342{
1343 struct usbhs_pipe *pipe = arg;
1344 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
1345 struct device *dev = usbhs_priv_to_dev(priv);
1346 int ret;
1347
1348 ret = usbhsf_pkt_handler(pipe, USBHSF_PKT_DMA_DONE);
1349 if (ret < 0)
1350 dev_err(dev, "dma_complete run_error %d : %d\n",
1351 usbhs_pipe_number(pipe), ret);
1352}
1353
1354void usbhs_fifo_clear_dcp(struct usbhs_pipe *pipe)
1355{
1356 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
1357 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
1358
1359 /* clear DCP FIFO of transmission */
1360 if (usbhsf_fifo_select(pipe, fifo, 1) < 0)
1361 return;
1362 usbhsf_fifo_clear(pipe, fifo);
1363 usbhsf_fifo_unselect(pipe, fifo);
1364
1365 /* clear DCP FIFO of reception */
1366 if (usbhsf_fifo_select(pipe, fifo, 0) < 0)
1367 return;
1368 usbhsf_fifo_clear(pipe, fifo);
1369 usbhsf_fifo_unselect(pipe, fifo);
1370}
1371
1372/*
1373 * fifo init
1374 */
1375void usbhs_fifo_init(struct usbhs_priv *priv)
1376{
1377 struct usbhs_mod *mod = usbhs_mod_get_current(priv);
1378 struct usbhs_fifo *cfifo = usbhsf_get_cfifo(priv);
1379 struct usbhs_fifo *dfifo;
1380 int i;
1381
1382 mod->irq_empty = usbhsf_irq_empty;
1383 mod->irq_ready = usbhsf_irq_ready;
1384 mod->irq_bempsts = 0;
1385 mod->irq_brdysts = 0;
1386
1387 cfifo->pipe = NULL;
1388 usbhs_for_each_dfifo(priv, dfifo, i)
1389 dfifo->pipe = NULL;
1390}
1391
1392void usbhs_fifo_quit(struct usbhs_priv *priv)
1393{
1394 struct usbhs_mod *mod = usbhs_mod_get_current(priv);
1395
1396 mod->irq_empty = NULL;
1397 mod->irq_ready = NULL;
1398 mod->irq_bempsts = 0;
1399 mod->irq_brdysts = 0;
1400}
1401
1402#define __USBHS_DFIFO_INIT(priv, fifo, channel, fifo_port) \
1403do { \
1404 fifo = usbhsf_get_dnfifo(priv, channel); \
1405 fifo->name = "D"#channel"FIFO"; \
1406 fifo->port = fifo_port; \
1407 fifo->sel = D##channel##FIFOSEL; \
1408 fifo->ctr = D##channel##FIFOCTR; \
1409 fifo->tx_slave.shdma_slave.slave_id = \
1410 usbhs_get_dparam(priv, d##channel##_tx_id); \
1411 fifo->rx_slave.shdma_slave.slave_id = \
1412 usbhs_get_dparam(priv, d##channel##_rx_id); \
1413 usbhsf_dma_init(priv, fifo, channel); \
1414} while (0)
1415
1416#define USBHS_DFIFO_INIT(priv, fifo, channel) \
1417 __USBHS_DFIFO_INIT(priv, fifo, channel, D##channel##FIFO)
1418#define USBHS_DFIFO_INIT_NO_PORT(priv, fifo, channel) \
1419 __USBHS_DFIFO_INIT(priv, fifo, channel, 0)
1420
1421int usbhs_fifo_probe(struct usbhs_priv *priv)
1422{
1423 struct usbhs_fifo *fifo;
1424
1425 /* CFIFO */
1426 fifo = usbhsf_get_cfifo(priv);
1427 fifo->name = "CFIFO";
1428 fifo->port = CFIFO;
1429 fifo->sel = CFIFOSEL;
1430 fifo->ctr = CFIFOCTR;
1431
1432 /* DFIFO */
1433 USBHS_DFIFO_INIT(priv, fifo, 0);
1434 USBHS_DFIFO_INIT(priv, fifo, 1);
1435 USBHS_DFIFO_INIT_NO_PORT(priv, fifo, 2);
1436 USBHS_DFIFO_INIT_NO_PORT(priv, fifo, 3);
1437
1438 return 0;
1439}
1440
1441void usbhs_fifo_remove(struct usbhs_priv *priv)
1442{
1443 struct usbhs_fifo *fifo;
1444 int i;
1445
1446 usbhs_for_each_dfifo(priv, fifo, i)
1447 usbhsf_dma_quit(priv, fifo);
1448}
1// SPDX-License-Identifier: GPL-1.0+
2/*
3 * Renesas USB driver
4 *
5 * Copyright (C) 2011 Renesas Solutions Corp.
6 * Copyright (C) 2019 Renesas Electronics Corporation
7 * Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
8 */
9#include <linux/delay.h>
10#include <linux/io.h>
11#include <linux/scatterlist.h>
12#include "common.h"
13#include "pipe.h"
14
15#define usbhsf_get_cfifo(p) (&((p)->fifo_info.cfifo))
16
17#define usbhsf_fifo_is_busy(f) ((f)->pipe) /* see usbhs_pipe_select_fifo */
18
19/*
20 * packet initialize
21 */
22void usbhs_pkt_init(struct usbhs_pkt *pkt)
23{
24 INIT_LIST_HEAD(&pkt->node);
25}
26
27/*
28 * packet control function
29 */
30static int usbhsf_null_handle(struct usbhs_pkt *pkt, int *is_done)
31{
32 struct usbhs_priv *priv = usbhs_pipe_to_priv(pkt->pipe);
33 struct device *dev = usbhs_priv_to_dev(priv);
34
35 dev_err(dev, "null handler\n");
36
37 return -EINVAL;
38}
39
40static const struct usbhs_pkt_handle usbhsf_null_handler = {
41 .prepare = usbhsf_null_handle,
42 .try_run = usbhsf_null_handle,
43};
44
45void usbhs_pkt_push(struct usbhs_pipe *pipe, struct usbhs_pkt *pkt,
46 void (*done)(struct usbhs_priv *priv,
47 struct usbhs_pkt *pkt),
48 void *buf, int len, int zero, int sequence)
49{
50 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
51 struct device *dev = usbhs_priv_to_dev(priv);
52 unsigned long flags;
53
54 if (!done) {
55 dev_err(dev, "no done function\n");
56 return;
57 }
58
59 /******************** spin lock ********************/
60 usbhs_lock(priv, flags);
61
62 if (!pipe->handler) {
63 dev_err(dev, "no handler function\n");
64 pipe->handler = &usbhsf_null_handler;
65 }
66
67 list_move_tail(&pkt->node, &pipe->list);
68
69 /*
70 * each pkt must hold own handler.
71 * because handler might be changed by its situation.
72 * dma handler -> pio handler.
73 */
74 pkt->pipe = pipe;
75 pkt->buf = buf;
76 pkt->handler = pipe->handler;
77 pkt->length = len;
78 pkt->zero = zero;
79 pkt->actual = 0;
80 pkt->done = done;
81 pkt->sequence = sequence;
82
83 usbhs_unlock(priv, flags);
84 /******************** spin unlock ******************/
85}
86
87static void __usbhsf_pkt_del(struct usbhs_pkt *pkt)
88{
89 list_del_init(&pkt->node);
90}
91
92struct usbhs_pkt *__usbhsf_pkt_get(struct usbhs_pipe *pipe)
93{
94 return list_first_entry_or_null(&pipe->list, struct usbhs_pkt, node);
95}
96
97static void usbhsf_fifo_unselect(struct usbhs_pipe *pipe,
98 struct usbhs_fifo *fifo);
99static struct dma_chan *usbhsf_dma_chan_get(struct usbhs_fifo *fifo,
100 struct usbhs_pkt *pkt);
101#define usbhsf_dma_map(p) __usbhsf_dma_map_ctrl(p, 1)
102#define usbhsf_dma_unmap(p) __usbhsf_dma_map_ctrl(p, 0)
103static int __usbhsf_dma_map_ctrl(struct usbhs_pkt *pkt, int map);
104struct usbhs_pkt *usbhs_pkt_pop(struct usbhs_pipe *pipe, struct usbhs_pkt *pkt)
105{
106 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
107 struct usbhs_fifo *fifo = usbhs_pipe_to_fifo(pipe);
108 unsigned long flags;
109
110 /******************** spin lock ********************/
111 usbhs_lock(priv, flags);
112
113 usbhs_pipe_disable(pipe);
114
115 if (!pkt)
116 pkt = __usbhsf_pkt_get(pipe);
117
118 if (pkt) {
119 struct dma_chan *chan = NULL;
120
121 if (fifo)
122 chan = usbhsf_dma_chan_get(fifo, pkt);
123 if (chan) {
124 dmaengine_terminate_all(chan);
125 usbhsf_dma_unmap(pkt);
126 }
127
128 usbhs_pipe_clear_without_sequence(pipe, 0, 0);
129
130 __usbhsf_pkt_del(pkt);
131 }
132
133 if (fifo)
134 usbhsf_fifo_unselect(pipe, fifo);
135
136 usbhs_unlock(priv, flags);
137 /******************** spin unlock ******************/
138
139 return pkt;
140}
141
142enum {
143 USBHSF_PKT_PREPARE,
144 USBHSF_PKT_TRY_RUN,
145 USBHSF_PKT_DMA_DONE,
146};
147
148static int usbhsf_pkt_handler(struct usbhs_pipe *pipe, int type)
149{
150 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
151 struct usbhs_pkt *pkt;
152 struct device *dev = usbhs_priv_to_dev(priv);
153 int (*func)(struct usbhs_pkt *pkt, int *is_done);
154 unsigned long flags;
155 int ret = 0;
156 int is_done = 0;
157
158 /******************** spin lock ********************/
159 usbhs_lock(priv, flags);
160
161 pkt = __usbhsf_pkt_get(pipe);
162 if (!pkt)
163 goto __usbhs_pkt_handler_end;
164
165 switch (type) {
166 case USBHSF_PKT_PREPARE:
167 func = pkt->handler->prepare;
168 break;
169 case USBHSF_PKT_TRY_RUN:
170 func = pkt->handler->try_run;
171 break;
172 case USBHSF_PKT_DMA_DONE:
173 func = pkt->handler->dma_done;
174 break;
175 default:
176 dev_err(dev, "unknown pkt handler\n");
177 goto __usbhs_pkt_handler_end;
178 }
179
180 if (likely(func))
181 ret = func(pkt, &is_done);
182
183 if (is_done)
184 __usbhsf_pkt_del(pkt);
185
186__usbhs_pkt_handler_end:
187 usbhs_unlock(priv, flags);
188 /******************** spin unlock ******************/
189
190 if (is_done) {
191 pkt->done(priv, pkt);
192 usbhs_pkt_start(pipe);
193 }
194
195 return ret;
196}
197
198void usbhs_pkt_start(struct usbhs_pipe *pipe)
199{
200 usbhsf_pkt_handler(pipe, USBHSF_PKT_PREPARE);
201}
202
203/*
204 * irq enable/disable function
205 */
206#define usbhsf_irq_empty_ctrl(p, e) usbhsf_irq_callback_ctrl(p, irq_bempsts, e)
207#define usbhsf_irq_ready_ctrl(p, e) usbhsf_irq_callback_ctrl(p, irq_brdysts, e)
208#define usbhsf_irq_callback_ctrl(pipe, status, enable) \
209 ({ \
210 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe); \
211 struct usbhs_mod *mod = usbhs_mod_get_current(priv); \
212 u16 status = (1 << usbhs_pipe_number(pipe)); \
213 if (!mod) \
214 return; \
215 if (enable) \
216 mod->status |= status; \
217 else \
218 mod->status &= ~status; \
219 usbhs_irq_callback_update(priv, mod); \
220 })
221
222static void usbhsf_tx_irq_ctrl(struct usbhs_pipe *pipe, int enable)
223{
224 /*
225 * And DCP pipe can NOT use "ready interrupt" for "send"
226 * it should use "empty" interrupt.
227 * see
228 * "Operation" - "Interrupt Function" - "BRDY Interrupt"
229 *
230 * on the other hand, normal pipe can use "ready interrupt" for "send"
231 * even though it is single/double buffer
232 */
233 if (usbhs_pipe_is_dcp(pipe))
234 usbhsf_irq_empty_ctrl(pipe, enable);
235 else
236 usbhsf_irq_ready_ctrl(pipe, enable);
237}
238
239static void usbhsf_rx_irq_ctrl(struct usbhs_pipe *pipe, int enable)
240{
241 usbhsf_irq_ready_ctrl(pipe, enable);
242}
243
244/*
245 * FIFO ctrl
246 */
247static void usbhsf_send_terminator(struct usbhs_pipe *pipe,
248 struct usbhs_fifo *fifo)
249{
250 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
251
252 usbhs_bset(priv, fifo->ctr, BVAL, BVAL);
253}
254
255static int usbhsf_fifo_barrier(struct usbhs_priv *priv,
256 struct usbhs_fifo *fifo)
257{
258 /* The FIFO port is accessible */
259 if (usbhs_read(priv, fifo->ctr) & FRDY)
260 return 0;
261
262 return -EBUSY;
263}
264
265static void usbhsf_fifo_clear(struct usbhs_pipe *pipe,
266 struct usbhs_fifo *fifo)
267{
268 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
269 int ret = 0;
270
271 if (!usbhs_pipe_is_dcp(pipe)) {
272 /*
273 * This driver checks the pipe condition first to avoid -EBUSY
274 * from usbhsf_fifo_barrier() if the pipe is RX direction and
275 * empty.
276 */
277 if (usbhs_pipe_is_dir_in(pipe))
278 ret = usbhs_pipe_is_accessible(pipe);
279 if (!ret)
280 ret = usbhsf_fifo_barrier(priv, fifo);
281 }
282
283 /*
284 * if non-DCP pipe, this driver should set BCLR when
285 * usbhsf_fifo_barrier() returns 0.
286 */
287 if (!ret)
288 usbhs_write(priv, fifo->ctr, BCLR);
289}
290
291static int usbhsf_fifo_rcv_len(struct usbhs_priv *priv,
292 struct usbhs_fifo *fifo)
293{
294 return usbhs_read(priv, fifo->ctr) & DTLN_MASK;
295}
296
297static void usbhsf_fifo_unselect(struct usbhs_pipe *pipe,
298 struct usbhs_fifo *fifo)
299{
300 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
301
302 usbhs_pipe_select_fifo(pipe, NULL);
303 usbhs_write(priv, fifo->sel, 0);
304}
305
306static int usbhsf_fifo_select(struct usbhs_pipe *pipe,
307 struct usbhs_fifo *fifo,
308 int write)
309{
310 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
311 struct device *dev = usbhs_priv_to_dev(priv);
312 int timeout = 1024;
313 u16 mask = ((1 << 5) | 0xF); /* mask of ISEL | CURPIPE */
314 u16 base = usbhs_pipe_number(pipe); /* CURPIPE */
315
316 if (usbhs_pipe_is_busy(pipe) ||
317 usbhsf_fifo_is_busy(fifo))
318 return -EBUSY;
319
320 if (usbhs_pipe_is_dcp(pipe)) {
321 base |= (1 == write) << 5; /* ISEL */
322
323 if (usbhs_mod_is_host(priv))
324 usbhs_dcp_dir_for_host(pipe, write);
325 }
326
327 /* "base" will be used below */
328 usbhs_write(priv, fifo->sel, base | MBW_32);
329
330 /* check ISEL and CURPIPE value */
331 while (timeout--) {
332 if (base == (mask & usbhs_read(priv, fifo->sel))) {
333 usbhs_pipe_select_fifo(pipe, fifo);
334 return 0;
335 }
336 udelay(10);
337 }
338
339 dev_err(dev, "fifo select error\n");
340
341 return -EIO;
342}
343
344/*
345 * DCP status stage
346 */
347static int usbhs_dcp_dir_switch_to_write(struct usbhs_pkt *pkt, int *is_done)
348{
349 struct usbhs_pipe *pipe = pkt->pipe;
350 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
351 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
352 struct device *dev = usbhs_priv_to_dev(priv);
353 int ret;
354
355 usbhs_pipe_disable(pipe);
356
357 ret = usbhsf_fifo_select(pipe, fifo, 1);
358 if (ret < 0) {
359 dev_err(dev, "%s() faile\n", __func__);
360 return ret;
361 }
362
363 usbhs_pipe_sequence_data1(pipe); /* DATA1 */
364
365 usbhsf_fifo_clear(pipe, fifo);
366 usbhsf_send_terminator(pipe, fifo);
367
368 usbhsf_fifo_unselect(pipe, fifo);
369
370 usbhsf_tx_irq_ctrl(pipe, 1);
371 usbhs_pipe_enable(pipe);
372
373 return ret;
374}
375
376static int usbhs_dcp_dir_switch_to_read(struct usbhs_pkt *pkt, int *is_done)
377{
378 struct usbhs_pipe *pipe = pkt->pipe;
379 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
380 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
381 struct device *dev = usbhs_priv_to_dev(priv);
382 int ret;
383
384 usbhs_pipe_disable(pipe);
385
386 ret = usbhsf_fifo_select(pipe, fifo, 0);
387 if (ret < 0) {
388 dev_err(dev, "%s() fail\n", __func__);
389 return ret;
390 }
391
392 usbhs_pipe_sequence_data1(pipe); /* DATA1 */
393 usbhsf_fifo_clear(pipe, fifo);
394
395 usbhsf_fifo_unselect(pipe, fifo);
396
397 usbhsf_rx_irq_ctrl(pipe, 1);
398 usbhs_pipe_enable(pipe);
399
400 return ret;
401
402}
403
404static int usbhs_dcp_dir_switch_done(struct usbhs_pkt *pkt, int *is_done)
405{
406 struct usbhs_pipe *pipe = pkt->pipe;
407
408 if (pkt->handler == &usbhs_dcp_status_stage_in_handler)
409 usbhsf_tx_irq_ctrl(pipe, 0);
410 else
411 usbhsf_rx_irq_ctrl(pipe, 0);
412
413 pkt->actual = pkt->length;
414 *is_done = 1;
415
416 return 0;
417}
418
419const struct usbhs_pkt_handle usbhs_dcp_status_stage_in_handler = {
420 .prepare = usbhs_dcp_dir_switch_to_write,
421 .try_run = usbhs_dcp_dir_switch_done,
422};
423
424const struct usbhs_pkt_handle usbhs_dcp_status_stage_out_handler = {
425 .prepare = usbhs_dcp_dir_switch_to_read,
426 .try_run = usbhs_dcp_dir_switch_done,
427};
428
429/*
430 * DCP data stage (push)
431 */
432static int usbhsf_dcp_data_stage_try_push(struct usbhs_pkt *pkt, int *is_done)
433{
434 struct usbhs_pipe *pipe = pkt->pipe;
435
436 usbhs_pipe_sequence_data1(pipe); /* DATA1 */
437
438 /*
439 * change handler to PIO push
440 */
441 pkt->handler = &usbhs_fifo_pio_push_handler;
442
443 return pkt->handler->prepare(pkt, is_done);
444}
445
446const struct usbhs_pkt_handle usbhs_dcp_data_stage_out_handler = {
447 .prepare = usbhsf_dcp_data_stage_try_push,
448};
449
450/*
451 * DCP data stage (pop)
452 */
453static int usbhsf_dcp_data_stage_prepare_pop(struct usbhs_pkt *pkt,
454 int *is_done)
455{
456 struct usbhs_pipe *pipe = pkt->pipe;
457 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
458 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv);
459
460 if (usbhs_pipe_is_busy(pipe))
461 return 0;
462
463 /*
464 * prepare pop for DCP should
465 * - change DCP direction,
466 * - clear fifo
467 * - DATA1
468 */
469 usbhs_pipe_disable(pipe);
470
471 usbhs_pipe_sequence_data1(pipe); /* DATA1 */
472
473 usbhsf_fifo_select(pipe, fifo, 0);
474 usbhsf_fifo_clear(pipe, fifo);
475 usbhsf_fifo_unselect(pipe, fifo);
476
477 /*
478 * change handler to PIO pop
479 */
480 pkt->handler = &usbhs_fifo_pio_pop_handler;
481
482 return pkt->handler->prepare(pkt, is_done);
483}
484
485const struct usbhs_pkt_handle usbhs_dcp_data_stage_in_handler = {
486 .prepare = usbhsf_dcp_data_stage_prepare_pop,
487};
488
489/*
490 * PIO push handler
491 */
492static int usbhsf_pio_try_push(struct usbhs_pkt *pkt, int *is_done)
493{
494 struct usbhs_pipe *pipe = pkt->pipe;
495 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
496 struct device *dev = usbhs_priv_to_dev(priv);
497 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
498 void __iomem *addr = priv->base + fifo->port;
499 u8 *buf;
500 int maxp = usbhs_pipe_get_maxpacket(pipe);
501 int total_len;
502 int i, ret, len;
503 int is_short;
504
505 usbhs_pipe_data_sequence(pipe, pkt->sequence);
506 pkt->sequence = -1; /* -1 sequence will be ignored */
507
508 usbhs_pipe_set_trans_count_if_bulk(pipe, pkt->length);
509
510 ret = usbhsf_fifo_select(pipe, fifo, 1);
511 if (ret < 0)
512 return 0;
513
514 ret = usbhs_pipe_is_accessible(pipe);
515 if (ret < 0) {
516 /* inaccessible pipe is not an error */
517 ret = 0;
518 goto usbhs_fifo_write_busy;
519 }
520
521 ret = usbhsf_fifo_barrier(priv, fifo);
522 if (ret < 0)
523 goto usbhs_fifo_write_busy;
524
525 buf = pkt->buf + pkt->actual;
526 len = pkt->length - pkt->actual;
527 len = min(len, maxp);
528 total_len = len;
529 is_short = total_len < maxp;
530
531 /*
532 * FIXME
533 *
534 * 32-bit access only
535 */
536 if (len >= 4 && !((unsigned long)buf & 0x03)) {
537 iowrite32_rep(addr, buf, len / 4);
538 len %= 4;
539 buf += total_len - len;
540 }
541
542 /* the rest operation */
543 if (usbhs_get_dparam(priv, cfifo_byte_addr)) {
544 for (i = 0; i < len; i++)
545 iowrite8(buf[i], addr + (i & 0x03));
546 } else {
547 for (i = 0; i < len; i++)
548 iowrite8(buf[i], addr + (0x03 - (i & 0x03)));
549 }
550
551 /*
552 * variable update
553 */
554 pkt->actual += total_len;
555
556 if (pkt->actual < pkt->length)
557 *is_done = 0; /* there are remainder data */
558 else if (is_short)
559 *is_done = 1; /* short packet */
560 else
561 *is_done = !pkt->zero; /* send zero packet ? */
562
563 /*
564 * pipe/irq handling
565 */
566 if (is_short)
567 usbhsf_send_terminator(pipe, fifo);
568
569 usbhsf_tx_irq_ctrl(pipe, !*is_done);
570 usbhs_pipe_running(pipe, !*is_done);
571 usbhs_pipe_enable(pipe);
572
573 dev_dbg(dev, " send %d (%d/ %d/ %d/ %d)\n",
574 usbhs_pipe_number(pipe),
575 pkt->length, pkt->actual, *is_done, pkt->zero);
576
577 usbhsf_fifo_unselect(pipe, fifo);
578
579 return 0;
580
581usbhs_fifo_write_busy:
582 usbhsf_fifo_unselect(pipe, fifo);
583
584 /*
585 * pipe is busy.
586 * retry in interrupt
587 */
588 usbhsf_tx_irq_ctrl(pipe, 1);
589 usbhs_pipe_running(pipe, 1);
590
591 return ret;
592}
593
594static int usbhsf_pio_prepare_push(struct usbhs_pkt *pkt, int *is_done)
595{
596 if (usbhs_pipe_is_running(pkt->pipe))
597 return 0;
598
599 return usbhsf_pio_try_push(pkt, is_done);
600}
601
602const struct usbhs_pkt_handle usbhs_fifo_pio_push_handler = {
603 .prepare = usbhsf_pio_prepare_push,
604 .try_run = usbhsf_pio_try_push,
605};
606
607/*
608 * PIO pop handler
609 */
610static int usbhsf_prepare_pop(struct usbhs_pkt *pkt, int *is_done)
611{
612 struct usbhs_pipe *pipe = pkt->pipe;
613 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
614 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv);
615
616 if (usbhs_pipe_is_busy(pipe))
617 return 0;
618
619 if (usbhs_pipe_is_running(pipe))
620 return 0;
621
622 /*
623 * pipe enable to prepare packet receive
624 */
625 usbhs_pipe_data_sequence(pipe, pkt->sequence);
626 pkt->sequence = -1; /* -1 sequence will be ignored */
627
628 if (usbhs_pipe_is_dcp(pipe))
629 usbhsf_fifo_clear(pipe, fifo);
630
631 usbhs_pipe_set_trans_count_if_bulk(pipe, pkt->length);
632 usbhs_pipe_enable(pipe);
633 usbhs_pipe_running(pipe, 1);
634 usbhsf_rx_irq_ctrl(pipe, 1);
635
636 return 0;
637}
638
639static int usbhsf_pio_try_pop(struct usbhs_pkt *pkt, int *is_done)
640{
641 struct usbhs_pipe *pipe = pkt->pipe;
642 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
643 struct device *dev = usbhs_priv_to_dev(priv);
644 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
645 void __iomem *addr = priv->base + fifo->port;
646 u8 *buf;
647 u32 data = 0;
648 int maxp = usbhs_pipe_get_maxpacket(pipe);
649 int rcv_len, len;
650 int i, ret;
651 int total_len = 0;
652
653 ret = usbhsf_fifo_select(pipe, fifo, 0);
654 if (ret < 0)
655 return 0;
656
657 ret = usbhsf_fifo_barrier(priv, fifo);
658 if (ret < 0)
659 goto usbhs_fifo_read_busy;
660
661 rcv_len = usbhsf_fifo_rcv_len(priv, fifo);
662
663 buf = pkt->buf + pkt->actual;
664 len = pkt->length - pkt->actual;
665 len = min(len, rcv_len);
666 total_len = len;
667
668 /*
669 * update actual length first here to decide disable pipe.
670 * if this pipe keeps BUF status and all data were popped,
671 * then, next interrupt/token will be issued again
672 */
673 pkt->actual += total_len;
674
675 if ((pkt->actual == pkt->length) || /* receive all data */
676 (total_len < maxp)) { /* short packet */
677 *is_done = 1;
678 usbhsf_rx_irq_ctrl(pipe, 0);
679 usbhs_pipe_running(pipe, 0);
680 /*
681 * If function mode, since this controller is possible to enter
682 * Control Write status stage at this timing, this driver
683 * should not disable the pipe. If such a case happens, this
684 * controller is not able to complete the status stage.
685 */
686 if (!usbhs_mod_is_host(priv) && !usbhs_pipe_is_dcp(pipe))
687 usbhs_pipe_disable(pipe); /* disable pipe first */
688 }
689
690 /*
691 * Buffer clear if Zero-Length packet
692 *
693 * see
694 * "Operation" - "FIFO Buffer Memory" - "FIFO Port Function"
695 */
696 if (0 == rcv_len) {
697 pkt->zero = 1;
698 usbhsf_fifo_clear(pipe, fifo);
699 goto usbhs_fifo_read_end;
700 }
701
702 /*
703 * FIXME
704 *
705 * 32-bit access only
706 */
707 if (len >= 4 && !((unsigned long)buf & 0x03)) {
708 ioread32_rep(addr, buf, len / 4);
709 len %= 4;
710 buf += total_len - len;
711 }
712
713 /* the rest operation */
714 for (i = 0; i < len; i++) {
715 if (!(i & 0x03))
716 data = ioread32(addr);
717
718 buf[i] = (data >> ((i & 0x03) * 8)) & 0xff;
719 }
720
721usbhs_fifo_read_end:
722 dev_dbg(dev, " recv %d (%d/ %d/ %d/ %d)\n",
723 usbhs_pipe_number(pipe),
724 pkt->length, pkt->actual, *is_done, pkt->zero);
725
726usbhs_fifo_read_busy:
727 usbhsf_fifo_unselect(pipe, fifo);
728
729 return ret;
730}
731
732const struct usbhs_pkt_handle usbhs_fifo_pio_pop_handler = {
733 .prepare = usbhsf_prepare_pop,
734 .try_run = usbhsf_pio_try_pop,
735};
736
737/*
738 * DCP ctrol statge handler
739 */
740static int usbhsf_ctrl_stage_end(struct usbhs_pkt *pkt, int *is_done)
741{
742 usbhs_dcp_control_transfer_done(pkt->pipe);
743
744 *is_done = 1;
745
746 return 0;
747}
748
749const struct usbhs_pkt_handle usbhs_ctrl_stage_end_handler = {
750 .prepare = usbhsf_ctrl_stage_end,
751 .try_run = usbhsf_ctrl_stage_end,
752};
753
754/*
755 * DMA fifo functions
756 */
757static struct dma_chan *usbhsf_dma_chan_get(struct usbhs_fifo *fifo,
758 struct usbhs_pkt *pkt)
759{
760 if (&usbhs_fifo_dma_push_handler == pkt->handler)
761 return fifo->tx_chan;
762
763 if (&usbhs_fifo_dma_pop_handler == pkt->handler)
764 return fifo->rx_chan;
765
766 return NULL;
767}
768
769static struct usbhs_fifo *usbhsf_get_dma_fifo(struct usbhs_priv *priv,
770 struct usbhs_pkt *pkt)
771{
772 struct usbhs_fifo *fifo;
773 int i;
774
775 usbhs_for_each_dfifo(priv, fifo, i) {
776 if (usbhsf_dma_chan_get(fifo, pkt) &&
777 !usbhsf_fifo_is_busy(fifo))
778 return fifo;
779 }
780
781 return NULL;
782}
783
784#define usbhsf_dma_start(p, f) __usbhsf_dma_ctrl(p, f, DREQE)
785#define usbhsf_dma_stop(p, f) __usbhsf_dma_ctrl(p, f, 0)
786static void __usbhsf_dma_ctrl(struct usbhs_pipe *pipe,
787 struct usbhs_fifo *fifo,
788 u16 dreqe)
789{
790 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
791
792 usbhs_bset(priv, fifo->sel, DREQE, dreqe);
793}
794
795static int __usbhsf_dma_map_ctrl(struct usbhs_pkt *pkt, int map)
796{
797 struct usbhs_pipe *pipe = pkt->pipe;
798 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
799 struct usbhs_pipe_info *info = usbhs_priv_to_pipeinfo(priv);
800 struct usbhs_fifo *fifo = usbhs_pipe_to_fifo(pipe);
801 struct dma_chan *chan = usbhsf_dma_chan_get(fifo, pkt);
802
803 return info->dma_map_ctrl(chan->device->dev, pkt, map);
804}
805
806static void usbhsf_dma_complete(void *arg);
807static void usbhsf_dma_xfer_preparing(struct usbhs_pkt *pkt)
808{
809 struct usbhs_pipe *pipe = pkt->pipe;
810 struct usbhs_fifo *fifo;
811 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
812 struct dma_async_tx_descriptor *desc;
813 struct dma_chan *chan;
814 struct device *dev = usbhs_priv_to_dev(priv);
815 enum dma_transfer_direction dir;
816
817 fifo = usbhs_pipe_to_fifo(pipe);
818 if (!fifo)
819 return;
820
821 chan = usbhsf_dma_chan_get(fifo, pkt);
822 dir = usbhs_pipe_is_dir_in(pipe) ? DMA_DEV_TO_MEM : DMA_MEM_TO_DEV;
823
824 desc = dmaengine_prep_slave_single(chan, pkt->dma + pkt->actual,
825 pkt->trans, dir,
826 DMA_PREP_INTERRUPT | DMA_CTRL_ACK);
827 if (!desc)
828 return;
829
830 desc->callback = usbhsf_dma_complete;
831 desc->callback_param = pipe;
832
833 pkt->cookie = dmaengine_submit(desc);
834 if (pkt->cookie < 0) {
835 dev_err(dev, "Failed to submit dma descriptor\n");
836 return;
837 }
838
839 dev_dbg(dev, " %s %d (%d/ %d)\n",
840 fifo->name, usbhs_pipe_number(pipe), pkt->length, pkt->zero);
841
842 usbhs_pipe_running(pipe, 1);
843 usbhs_pipe_set_trans_count_if_bulk(pipe, pkt->trans);
844 dma_async_issue_pending(chan);
845 usbhsf_dma_start(pipe, fifo);
846 usbhs_pipe_enable(pipe);
847}
848
849static void xfer_work(struct work_struct *work)
850{
851 struct usbhs_pkt *pkt = container_of(work, struct usbhs_pkt, work);
852 struct usbhs_pipe *pipe = pkt->pipe;
853 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
854 unsigned long flags;
855
856 usbhs_lock(priv, flags);
857 usbhsf_dma_xfer_preparing(pkt);
858 usbhs_unlock(priv, flags);
859}
860
861/*
862 * DMA push handler
863 */
864static int usbhsf_dma_prepare_push(struct usbhs_pkt *pkt, int *is_done)
865{
866 struct usbhs_pipe *pipe = pkt->pipe;
867 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
868 struct usbhs_fifo *fifo;
869 int len = pkt->length - pkt->actual;
870 int ret;
871 uintptr_t align_mask;
872
873 if (usbhs_pipe_is_busy(pipe))
874 return 0;
875
876 /* use PIO if packet is less than pio_dma_border or pipe is DCP */
877 if ((len < usbhs_get_dparam(priv, pio_dma_border)) ||
878 usbhs_pipe_type_is(pipe, USB_ENDPOINT_XFER_ISOC))
879 goto usbhsf_pio_prepare_push;
880
881 /* check data length if this driver don't use USB-DMAC */
882 if (!usbhs_get_dparam(priv, has_usb_dmac) && len & 0x7)
883 goto usbhsf_pio_prepare_push;
884
885 /* check buffer alignment */
886 align_mask = usbhs_get_dparam(priv, has_usb_dmac) ?
887 USBHS_USB_DMAC_XFER_SIZE - 1 : 0x7;
888 if ((uintptr_t)(pkt->buf + pkt->actual) & align_mask)
889 goto usbhsf_pio_prepare_push;
890
891 /* return at this time if the pipe is running */
892 if (usbhs_pipe_is_running(pipe))
893 return 0;
894
895 /* get enable DMA fifo */
896 fifo = usbhsf_get_dma_fifo(priv, pkt);
897 if (!fifo)
898 goto usbhsf_pio_prepare_push;
899
900 ret = usbhsf_fifo_select(pipe, fifo, 0);
901 if (ret < 0)
902 goto usbhsf_pio_prepare_push;
903
904 if (usbhsf_dma_map(pkt) < 0)
905 goto usbhsf_pio_prepare_push_unselect;
906
907 pkt->trans = len;
908
909 usbhsf_tx_irq_ctrl(pipe, 0);
910 /* FIXME: Workaound for usb dmac that driver can be used in atomic */
911 if (usbhs_get_dparam(priv, has_usb_dmac)) {
912 usbhsf_dma_xfer_preparing(pkt);
913 } else {
914 INIT_WORK(&pkt->work, xfer_work);
915 schedule_work(&pkt->work);
916 }
917
918 return 0;
919
920usbhsf_pio_prepare_push_unselect:
921 usbhsf_fifo_unselect(pipe, fifo);
922usbhsf_pio_prepare_push:
923 /*
924 * change handler to PIO
925 */
926 pkt->handler = &usbhs_fifo_pio_push_handler;
927
928 return pkt->handler->prepare(pkt, is_done);
929}
930
931static int usbhsf_dma_push_done(struct usbhs_pkt *pkt, int *is_done)
932{
933 struct usbhs_pipe *pipe = pkt->pipe;
934 int is_short = pkt->trans % usbhs_pipe_get_maxpacket(pipe);
935
936 pkt->actual += pkt->trans;
937
938 if (pkt->actual < pkt->length)
939 *is_done = 0; /* there are remainder data */
940 else if (is_short)
941 *is_done = 1; /* short packet */
942 else
943 *is_done = !pkt->zero; /* send zero packet? */
944
945 usbhs_pipe_running(pipe, !*is_done);
946
947 usbhsf_dma_stop(pipe, pipe->fifo);
948 usbhsf_dma_unmap(pkt);
949 usbhsf_fifo_unselect(pipe, pipe->fifo);
950
951 if (!*is_done) {
952 /* change handler to PIO */
953 pkt->handler = &usbhs_fifo_pio_push_handler;
954 return pkt->handler->try_run(pkt, is_done);
955 }
956
957 return 0;
958}
959
960const struct usbhs_pkt_handle usbhs_fifo_dma_push_handler = {
961 .prepare = usbhsf_dma_prepare_push,
962 .dma_done = usbhsf_dma_push_done,
963};
964
965/*
966 * DMA pop handler
967 */
968
969static int usbhsf_dma_prepare_pop_with_rx_irq(struct usbhs_pkt *pkt,
970 int *is_done)
971{
972 return usbhsf_prepare_pop(pkt, is_done);
973}
974
975static int usbhsf_dma_prepare_pop_with_usb_dmac(struct usbhs_pkt *pkt,
976 int *is_done)
977{
978 struct usbhs_pipe *pipe = pkt->pipe;
979 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
980 struct usbhs_fifo *fifo;
981 int ret;
982
983 if (usbhs_pipe_is_busy(pipe))
984 return 0;
985
986 /* use PIO if packet is less than pio_dma_border or pipe is DCP */
987 if ((pkt->length < usbhs_get_dparam(priv, pio_dma_border)) ||
988 usbhs_pipe_type_is(pipe, USB_ENDPOINT_XFER_ISOC))
989 goto usbhsf_pio_prepare_pop;
990
991 fifo = usbhsf_get_dma_fifo(priv, pkt);
992 if (!fifo)
993 goto usbhsf_pio_prepare_pop;
994
995 if ((uintptr_t)pkt->buf & (USBHS_USB_DMAC_XFER_SIZE - 1))
996 goto usbhsf_pio_prepare_pop;
997
998 /* return at this time if the pipe is running */
999 if (usbhs_pipe_is_running(pipe))
1000 return 0;
1001
1002 usbhs_pipe_config_change_bfre(pipe, 1);
1003
1004 ret = usbhsf_fifo_select(pipe, fifo, 0);
1005 if (ret < 0)
1006 goto usbhsf_pio_prepare_pop;
1007
1008 if (usbhsf_dma_map(pkt) < 0)
1009 goto usbhsf_pio_prepare_pop_unselect;
1010
1011 /* DMA */
1012
1013 /*
1014 * usbhs_fifo_dma_pop_handler :: prepare
1015 * enabled irq to come here.
1016 * but it is no longer needed for DMA. disable it.
1017 */
1018 usbhsf_rx_irq_ctrl(pipe, 0);
1019
1020 pkt->trans = pkt->length;
1021
1022 usbhsf_dma_xfer_preparing(pkt);
1023
1024 return 0;
1025
1026usbhsf_pio_prepare_pop_unselect:
1027 usbhsf_fifo_unselect(pipe, fifo);
1028usbhsf_pio_prepare_pop:
1029
1030 /*
1031 * change handler to PIO
1032 */
1033 pkt->handler = &usbhs_fifo_pio_pop_handler;
1034 usbhs_pipe_config_change_bfre(pipe, 0);
1035
1036 return pkt->handler->prepare(pkt, is_done);
1037}
1038
1039static int usbhsf_dma_prepare_pop(struct usbhs_pkt *pkt, int *is_done)
1040{
1041 struct usbhs_priv *priv = usbhs_pipe_to_priv(pkt->pipe);
1042
1043 if (usbhs_get_dparam(priv, has_usb_dmac))
1044 return usbhsf_dma_prepare_pop_with_usb_dmac(pkt, is_done);
1045 else
1046 return usbhsf_dma_prepare_pop_with_rx_irq(pkt, is_done);
1047}
1048
1049static int usbhsf_dma_try_pop_with_rx_irq(struct usbhs_pkt *pkt, int *is_done)
1050{
1051 struct usbhs_pipe *pipe = pkt->pipe;
1052 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
1053 struct usbhs_fifo *fifo;
1054 int len, ret;
1055
1056 if (usbhs_pipe_is_busy(pipe))
1057 return 0;
1058
1059 if (usbhs_pipe_is_dcp(pipe))
1060 goto usbhsf_pio_prepare_pop;
1061
1062 /* get enable DMA fifo */
1063 fifo = usbhsf_get_dma_fifo(priv, pkt);
1064 if (!fifo)
1065 goto usbhsf_pio_prepare_pop;
1066
1067 if ((uintptr_t)(pkt->buf + pkt->actual) & 0x7) /* 8byte alignment */
1068 goto usbhsf_pio_prepare_pop;
1069
1070 ret = usbhsf_fifo_select(pipe, fifo, 0);
1071 if (ret < 0)
1072 goto usbhsf_pio_prepare_pop;
1073
1074 /* use PIO if packet is less than pio_dma_border */
1075 len = usbhsf_fifo_rcv_len(priv, fifo);
1076 len = min(pkt->length - pkt->actual, len);
1077 if (len & 0x7) /* 8byte alignment */
1078 goto usbhsf_pio_prepare_pop_unselect;
1079
1080 if (len < usbhs_get_dparam(priv, pio_dma_border))
1081 goto usbhsf_pio_prepare_pop_unselect;
1082
1083 ret = usbhsf_fifo_barrier(priv, fifo);
1084 if (ret < 0)
1085 goto usbhsf_pio_prepare_pop_unselect;
1086
1087 if (usbhsf_dma_map(pkt) < 0)
1088 goto usbhsf_pio_prepare_pop_unselect;
1089
1090 /* DMA */
1091
1092 /*
1093 * usbhs_fifo_dma_pop_handler :: prepare
1094 * enabled irq to come here.
1095 * but it is no longer needed for DMA. disable it.
1096 */
1097 usbhsf_rx_irq_ctrl(pipe, 0);
1098
1099 pkt->trans = len;
1100
1101 INIT_WORK(&pkt->work, xfer_work);
1102 schedule_work(&pkt->work);
1103
1104 return 0;
1105
1106usbhsf_pio_prepare_pop_unselect:
1107 usbhsf_fifo_unselect(pipe, fifo);
1108usbhsf_pio_prepare_pop:
1109
1110 /*
1111 * change handler to PIO
1112 */
1113 pkt->handler = &usbhs_fifo_pio_pop_handler;
1114
1115 return pkt->handler->try_run(pkt, is_done);
1116}
1117
1118static int usbhsf_dma_try_pop(struct usbhs_pkt *pkt, int *is_done)
1119{
1120 struct usbhs_priv *priv = usbhs_pipe_to_priv(pkt->pipe);
1121
1122 BUG_ON(usbhs_get_dparam(priv, has_usb_dmac));
1123
1124 return usbhsf_dma_try_pop_with_rx_irq(pkt, is_done);
1125}
1126
1127static int usbhsf_dma_pop_done_with_rx_irq(struct usbhs_pkt *pkt, int *is_done)
1128{
1129 struct usbhs_pipe *pipe = pkt->pipe;
1130 int maxp = usbhs_pipe_get_maxpacket(pipe);
1131
1132 usbhsf_dma_stop(pipe, pipe->fifo);
1133 usbhsf_dma_unmap(pkt);
1134 usbhsf_fifo_unselect(pipe, pipe->fifo);
1135
1136 pkt->actual += pkt->trans;
1137
1138 if ((pkt->actual == pkt->length) || /* receive all data */
1139 (pkt->trans < maxp)) { /* short packet */
1140 *is_done = 1;
1141 usbhs_pipe_running(pipe, 0);
1142 } else {
1143 /* re-enable */
1144 usbhs_pipe_running(pipe, 0);
1145 usbhsf_prepare_pop(pkt, is_done);
1146 }
1147
1148 return 0;
1149}
1150
1151static size_t usbhs_dma_calc_received_size(struct usbhs_pkt *pkt,
1152 struct dma_chan *chan, int dtln)
1153{
1154 struct usbhs_pipe *pipe = pkt->pipe;
1155 struct dma_tx_state state;
1156 size_t received_size;
1157 int maxp = usbhs_pipe_get_maxpacket(pipe);
1158
1159 dmaengine_tx_status(chan, pkt->cookie, &state);
1160 received_size = pkt->length - state.residue;
1161
1162 if (dtln) {
1163 received_size -= USBHS_USB_DMAC_XFER_SIZE;
1164 received_size &= ~(maxp - 1);
1165 received_size += dtln;
1166 }
1167
1168 return received_size;
1169}
1170
1171static int usbhsf_dma_pop_done_with_usb_dmac(struct usbhs_pkt *pkt,
1172 int *is_done)
1173{
1174 struct usbhs_pipe *pipe = pkt->pipe;
1175 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
1176 struct usbhs_fifo *fifo = usbhs_pipe_to_fifo(pipe);
1177 struct dma_chan *chan = usbhsf_dma_chan_get(fifo, pkt);
1178 int rcv_len;
1179
1180 /*
1181 * Since the driver disables rx_irq in DMA mode, the interrupt handler
1182 * cannot the BRDYSTS. So, the function clears it here because the
1183 * driver may use PIO mode next time.
1184 */
1185 usbhs_xxxsts_clear(priv, BRDYSTS, usbhs_pipe_number(pipe));
1186
1187 rcv_len = usbhsf_fifo_rcv_len(priv, fifo);
1188 usbhsf_fifo_clear(pipe, fifo);
1189 pkt->actual = usbhs_dma_calc_received_size(pkt, chan, rcv_len);
1190
1191 usbhs_pipe_running(pipe, 0);
1192 usbhsf_dma_stop(pipe, fifo);
1193 usbhsf_dma_unmap(pkt);
1194 usbhsf_fifo_unselect(pipe, pipe->fifo);
1195
1196 /* The driver can assume the rx transaction is always "done" */
1197 *is_done = 1;
1198
1199 return 0;
1200}
1201
1202static int usbhsf_dma_pop_done(struct usbhs_pkt *pkt, int *is_done)
1203{
1204 struct usbhs_priv *priv = usbhs_pipe_to_priv(pkt->pipe);
1205
1206 if (usbhs_get_dparam(priv, has_usb_dmac))
1207 return usbhsf_dma_pop_done_with_usb_dmac(pkt, is_done);
1208 else
1209 return usbhsf_dma_pop_done_with_rx_irq(pkt, is_done);
1210}
1211
1212const struct usbhs_pkt_handle usbhs_fifo_dma_pop_handler = {
1213 .prepare = usbhsf_dma_prepare_pop,
1214 .try_run = usbhsf_dma_try_pop,
1215 .dma_done = usbhsf_dma_pop_done
1216};
1217
1218/*
1219 * DMA setting
1220 */
1221static bool usbhsf_dma_filter(struct dma_chan *chan, void *param)
1222{
1223 struct sh_dmae_slave *slave = param;
1224
1225 /*
1226 * FIXME
1227 *
1228 * usbhs doesn't recognize id = 0 as valid DMA
1229 */
1230 if (0 == slave->shdma_slave.slave_id)
1231 return false;
1232
1233 chan->private = slave;
1234
1235 return true;
1236}
1237
1238static void usbhsf_dma_quit(struct usbhs_priv *priv, struct usbhs_fifo *fifo)
1239{
1240 if (fifo->tx_chan)
1241 dma_release_channel(fifo->tx_chan);
1242 if (fifo->rx_chan)
1243 dma_release_channel(fifo->rx_chan);
1244
1245 fifo->tx_chan = NULL;
1246 fifo->rx_chan = NULL;
1247}
1248
1249static void usbhsf_dma_init_pdev(struct usbhs_fifo *fifo)
1250{
1251 dma_cap_mask_t mask;
1252
1253 dma_cap_zero(mask);
1254 dma_cap_set(DMA_SLAVE, mask);
1255 fifo->tx_chan = dma_request_channel(mask, usbhsf_dma_filter,
1256 &fifo->tx_slave);
1257
1258 dma_cap_zero(mask);
1259 dma_cap_set(DMA_SLAVE, mask);
1260 fifo->rx_chan = dma_request_channel(mask, usbhsf_dma_filter,
1261 &fifo->rx_slave);
1262}
1263
1264static void usbhsf_dma_init_dt(struct device *dev, struct usbhs_fifo *fifo,
1265 int channel)
1266{
1267 char name[16];
1268
1269 /*
1270 * To avoid complex handing for DnFIFOs, the driver uses each
1271 * DnFIFO as TX or RX direction (not bi-direction).
1272 * So, the driver uses odd channels for TX, even channels for RX.
1273 */
1274 snprintf(name, sizeof(name), "ch%d", channel);
1275 if (channel & 1) {
1276 fifo->tx_chan = dma_request_slave_channel_reason(dev, name);
1277 if (IS_ERR(fifo->tx_chan))
1278 fifo->tx_chan = NULL;
1279 } else {
1280 fifo->rx_chan = dma_request_slave_channel_reason(dev, name);
1281 if (IS_ERR(fifo->rx_chan))
1282 fifo->rx_chan = NULL;
1283 }
1284}
1285
1286static void usbhsf_dma_init(struct usbhs_priv *priv, struct usbhs_fifo *fifo,
1287 int channel)
1288{
1289 struct device *dev = usbhs_priv_to_dev(priv);
1290
1291 if (dev_of_node(dev))
1292 usbhsf_dma_init_dt(dev, fifo, channel);
1293 else
1294 usbhsf_dma_init_pdev(fifo);
1295
1296 if (fifo->tx_chan || fifo->rx_chan)
1297 dev_dbg(dev, "enable DMAEngine (%s%s%s)\n",
1298 fifo->name,
1299 fifo->tx_chan ? "[TX]" : " ",
1300 fifo->rx_chan ? "[RX]" : " ");
1301}
1302
1303/*
1304 * irq functions
1305 */
1306static int usbhsf_irq_empty(struct usbhs_priv *priv,
1307 struct usbhs_irq_state *irq_state)
1308{
1309 struct usbhs_pipe *pipe;
1310 struct device *dev = usbhs_priv_to_dev(priv);
1311 int i, ret;
1312
1313 if (!irq_state->bempsts) {
1314 dev_err(dev, "debug %s !!\n", __func__);
1315 return -EIO;
1316 }
1317
1318 dev_dbg(dev, "irq empty [0x%04x]\n", irq_state->bempsts);
1319
1320 /*
1321 * search interrupted "pipe"
1322 * not "uep".
1323 */
1324 usbhs_for_each_pipe_with_dcp(pipe, priv, i) {
1325 if (!(irq_state->bempsts & (1 << i)))
1326 continue;
1327
1328 ret = usbhsf_pkt_handler(pipe, USBHSF_PKT_TRY_RUN);
1329 if (ret < 0)
1330 dev_err(dev, "irq_empty run_error %d : %d\n", i, ret);
1331 }
1332
1333 return 0;
1334}
1335
1336static int usbhsf_irq_ready(struct usbhs_priv *priv,
1337 struct usbhs_irq_state *irq_state)
1338{
1339 struct usbhs_pipe *pipe;
1340 struct device *dev = usbhs_priv_to_dev(priv);
1341 int i, ret;
1342
1343 if (!irq_state->brdysts) {
1344 dev_err(dev, "debug %s !!\n", __func__);
1345 return -EIO;
1346 }
1347
1348 dev_dbg(dev, "irq ready [0x%04x]\n", irq_state->brdysts);
1349
1350 /*
1351 * search interrupted "pipe"
1352 * not "uep".
1353 */
1354 usbhs_for_each_pipe_with_dcp(pipe, priv, i) {
1355 if (!(irq_state->brdysts & (1 << i)))
1356 continue;
1357
1358 ret = usbhsf_pkt_handler(pipe, USBHSF_PKT_TRY_RUN);
1359 if (ret < 0)
1360 dev_err(dev, "irq_ready run_error %d : %d\n", i, ret);
1361 }
1362
1363 return 0;
1364}
1365
1366static void usbhsf_dma_complete(void *arg)
1367{
1368 struct usbhs_pipe *pipe = arg;
1369 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
1370 struct device *dev = usbhs_priv_to_dev(priv);
1371 int ret;
1372
1373 ret = usbhsf_pkt_handler(pipe, USBHSF_PKT_DMA_DONE);
1374 if (ret < 0)
1375 dev_err(dev, "dma_complete run_error %d : %d\n",
1376 usbhs_pipe_number(pipe), ret);
1377}
1378
1379void usbhs_fifo_clear_dcp(struct usbhs_pipe *pipe)
1380{
1381 struct usbhs_priv *priv = usbhs_pipe_to_priv(pipe);
1382 struct usbhs_fifo *fifo = usbhsf_get_cfifo(priv); /* CFIFO */
1383
1384 /* clear DCP FIFO of transmission */
1385 if (usbhsf_fifo_select(pipe, fifo, 1) < 0)
1386 return;
1387 usbhsf_fifo_clear(pipe, fifo);
1388 usbhsf_fifo_unselect(pipe, fifo);
1389
1390 /* clear DCP FIFO of reception */
1391 if (usbhsf_fifo_select(pipe, fifo, 0) < 0)
1392 return;
1393 usbhsf_fifo_clear(pipe, fifo);
1394 usbhsf_fifo_unselect(pipe, fifo);
1395}
1396
1397/*
1398 * fifo init
1399 */
1400void usbhs_fifo_init(struct usbhs_priv *priv)
1401{
1402 struct usbhs_mod *mod = usbhs_mod_get_current(priv);
1403 struct usbhs_fifo *cfifo = usbhsf_get_cfifo(priv);
1404 struct usbhs_fifo *dfifo;
1405 int i;
1406
1407 mod->irq_empty = usbhsf_irq_empty;
1408 mod->irq_ready = usbhsf_irq_ready;
1409 mod->irq_bempsts = 0;
1410 mod->irq_brdysts = 0;
1411
1412 cfifo->pipe = NULL;
1413 usbhs_for_each_dfifo(priv, dfifo, i)
1414 dfifo->pipe = NULL;
1415}
1416
1417void usbhs_fifo_quit(struct usbhs_priv *priv)
1418{
1419 struct usbhs_mod *mod = usbhs_mod_get_current(priv);
1420
1421 mod->irq_empty = NULL;
1422 mod->irq_ready = NULL;
1423 mod->irq_bempsts = 0;
1424 mod->irq_brdysts = 0;
1425}
1426
1427#define __USBHS_DFIFO_INIT(priv, fifo, channel, fifo_port) \
1428do { \
1429 fifo = usbhsf_get_dnfifo(priv, channel); \
1430 fifo->name = "D"#channel"FIFO"; \
1431 fifo->port = fifo_port; \
1432 fifo->sel = D##channel##FIFOSEL; \
1433 fifo->ctr = D##channel##FIFOCTR; \
1434 fifo->tx_slave.shdma_slave.slave_id = \
1435 usbhs_get_dparam(priv, d##channel##_tx_id); \
1436 fifo->rx_slave.shdma_slave.slave_id = \
1437 usbhs_get_dparam(priv, d##channel##_rx_id); \
1438 usbhsf_dma_init(priv, fifo, channel); \
1439} while (0)
1440
1441#define USBHS_DFIFO_INIT(priv, fifo, channel) \
1442 __USBHS_DFIFO_INIT(priv, fifo, channel, D##channel##FIFO)
1443#define USBHS_DFIFO_INIT_NO_PORT(priv, fifo, channel) \
1444 __USBHS_DFIFO_INIT(priv, fifo, channel, 0)
1445
1446int usbhs_fifo_probe(struct usbhs_priv *priv)
1447{
1448 struct usbhs_fifo *fifo;
1449
1450 /* CFIFO */
1451 fifo = usbhsf_get_cfifo(priv);
1452 fifo->name = "CFIFO";
1453 fifo->port = CFIFO;
1454 fifo->sel = CFIFOSEL;
1455 fifo->ctr = CFIFOCTR;
1456
1457 /* DFIFO */
1458 USBHS_DFIFO_INIT(priv, fifo, 0);
1459 USBHS_DFIFO_INIT(priv, fifo, 1);
1460 USBHS_DFIFO_INIT_NO_PORT(priv, fifo, 2);
1461 USBHS_DFIFO_INIT_NO_PORT(priv, fifo, 3);
1462
1463 return 0;
1464}
1465
1466void usbhs_fifo_remove(struct usbhs_priv *priv)
1467{
1468 struct usbhs_fifo *fifo;
1469 int i;
1470
1471 usbhs_for_each_dfifo(priv, fifo, i)
1472 usbhsf_dma_quit(priv, fifo);
1473}