Loading...
1/*
2 * drivers/gpu/drm/omapdrm/omap_crtc.c
3 *
4 * Copyright (C) 2011 Texas Instruments
5 * Author: Rob Clark <rob@ti.com>
6 *
7 * This program is free software; you can redistribute it and/or modify it
8 * under the terms of the GNU General Public License version 2 as published by
9 * the Free Software Foundation.
10 *
11 * This program is distributed in the hope that it will be useful, but WITHOUT
12 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
14 * more details.
15 *
16 * You should have received a copy of the GNU General Public License along with
17 * this program. If not, see <http://www.gnu.org/licenses/>.
18 */
19
20#include <drm/drm_atomic.h>
21#include <drm/drm_atomic_helper.h>
22#include <drm/drm_crtc.h>
23#include <drm/drm_crtc_helper.h>
24#include <drm/drm_mode.h>
25#include <drm/drm_plane_helper.h>
26
27#include "omap_drv.h"
28
29#define to_omap_crtc(x) container_of(x, struct omap_crtc, base)
30
31struct omap_crtc {
32 struct drm_crtc base;
33
34 const char *name;
35 enum omap_channel channel;
36
37 struct omap_video_timings timings;
38
39 struct omap_drm_irq vblank_irq;
40 struct omap_drm_irq error_irq;
41
42 bool ignore_digit_sync_lost;
43
44 bool pending;
45 wait_queue_head_t pending_wait;
46};
47
48/* -----------------------------------------------------------------------------
49 * Helper Functions
50 */
51
52uint32_t pipe2vbl(struct drm_crtc *crtc)
53{
54 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
55
56 return dispc_mgr_get_vsync_irq(omap_crtc->channel);
57}
58
59struct omap_video_timings *omap_crtc_timings(struct drm_crtc *crtc)
60{
61 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
62 return &omap_crtc->timings;
63}
64
65enum omap_channel omap_crtc_channel(struct drm_crtc *crtc)
66{
67 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
68 return omap_crtc->channel;
69}
70
71int omap_crtc_wait_pending(struct drm_crtc *crtc)
72{
73 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
74
75 /*
76 * Timeout is set to a "sufficiently" high value, which should cover
77 * a single frame refresh even on slower displays.
78 */
79 return wait_event_timeout(omap_crtc->pending_wait,
80 !omap_crtc->pending,
81 msecs_to_jiffies(250));
82}
83
84/* -----------------------------------------------------------------------------
85 * DSS Manager Functions
86 */
87
88/*
89 * Manager-ops, callbacks from output when they need to configure
90 * the upstream part of the video pipe.
91 *
92 * Most of these we can ignore until we add support for command-mode
93 * panels.. for video-mode the crtc-helpers already do an adequate
94 * job of sequencing the setup of the video pipe in the proper order
95 */
96
97/* ovl-mgr-id -> crtc */
98static struct omap_crtc *omap_crtcs[8];
99static struct omap_dss_device *omap_crtc_output[8];
100
101/* we can probably ignore these until we support command-mode panels: */
102static int omap_crtc_dss_connect(enum omap_channel channel,
103 struct omap_dss_device *dst)
104{
105 if (omap_crtc_output[channel])
106 return -EINVAL;
107
108 if ((dispc_mgr_get_supported_outputs(channel) & dst->id) == 0)
109 return -EINVAL;
110
111 omap_crtc_output[channel] = dst;
112 dst->dispc_channel_connected = true;
113
114 return 0;
115}
116
117static void omap_crtc_dss_disconnect(enum omap_channel channel,
118 struct omap_dss_device *dst)
119{
120 omap_crtc_output[channel] = NULL;
121 dst->dispc_channel_connected = false;
122}
123
124static void omap_crtc_dss_start_update(enum omap_channel channel)
125{
126}
127
128/* Called only from the encoder enable/disable and suspend/resume handlers. */
129static void omap_crtc_set_enabled(struct drm_crtc *crtc, bool enable)
130{
131 struct drm_device *dev = crtc->dev;
132 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
133 enum omap_channel channel = omap_crtc->channel;
134 struct omap_irq_wait *wait;
135 u32 framedone_irq, vsync_irq;
136 int ret;
137
138 if (omap_crtc_output[channel]->output_type == OMAP_DISPLAY_TYPE_HDMI) {
139 dispc_mgr_enable(channel, enable);
140 return;
141 }
142
143 if (dispc_mgr_is_enabled(channel) == enable)
144 return;
145
146 if (omap_crtc->channel == OMAP_DSS_CHANNEL_DIGIT) {
147 /*
148 * Digit output produces some sync lost interrupts during the
149 * first frame when enabling, so we need to ignore those.
150 */
151 omap_crtc->ignore_digit_sync_lost = true;
152 }
153
154 framedone_irq = dispc_mgr_get_framedone_irq(channel);
155 vsync_irq = dispc_mgr_get_vsync_irq(channel);
156
157 if (enable) {
158 wait = omap_irq_wait_init(dev, vsync_irq, 1);
159 } else {
160 /*
161 * When we disable the digit output, we need to wait for
162 * FRAMEDONE to know that DISPC has finished with the output.
163 *
164 * OMAP2/3 does not have FRAMEDONE irq for digit output, and in
165 * that case we need to use vsync interrupt, and wait for both
166 * even and odd frames.
167 */
168
169 if (framedone_irq)
170 wait = omap_irq_wait_init(dev, framedone_irq, 1);
171 else
172 wait = omap_irq_wait_init(dev, vsync_irq, 2);
173 }
174
175 dispc_mgr_enable(channel, enable);
176
177 ret = omap_irq_wait(dev, wait, msecs_to_jiffies(100));
178 if (ret) {
179 dev_err(dev->dev, "%s: timeout waiting for %s\n",
180 omap_crtc->name, enable ? "enable" : "disable");
181 }
182
183 if (omap_crtc->channel == OMAP_DSS_CHANNEL_DIGIT) {
184 omap_crtc->ignore_digit_sync_lost = false;
185 /* make sure the irq handler sees the value above */
186 mb();
187 }
188}
189
190
191static int omap_crtc_dss_enable(enum omap_channel channel)
192{
193 struct omap_crtc *omap_crtc = omap_crtcs[channel];
194 struct omap_overlay_manager_info info;
195
196 memset(&info, 0, sizeof(info));
197 info.default_color = 0x00000000;
198 info.trans_key = 0x00000000;
199 info.trans_key_type = OMAP_DSS_COLOR_KEY_GFX_DST;
200 info.trans_enabled = false;
201
202 dispc_mgr_setup(omap_crtc->channel, &info);
203 dispc_mgr_set_timings(omap_crtc->channel,
204 &omap_crtc->timings);
205 omap_crtc_set_enabled(&omap_crtc->base, true);
206
207 return 0;
208}
209
210static void omap_crtc_dss_disable(enum omap_channel channel)
211{
212 struct omap_crtc *omap_crtc = omap_crtcs[channel];
213
214 omap_crtc_set_enabled(&omap_crtc->base, false);
215}
216
217static void omap_crtc_dss_set_timings(enum omap_channel channel,
218 const struct omap_video_timings *timings)
219{
220 struct omap_crtc *omap_crtc = omap_crtcs[channel];
221 DBG("%s", omap_crtc->name);
222 omap_crtc->timings = *timings;
223}
224
225static void omap_crtc_dss_set_lcd_config(enum omap_channel channel,
226 const struct dss_lcd_mgr_config *config)
227{
228 struct omap_crtc *omap_crtc = omap_crtcs[channel];
229 DBG("%s", omap_crtc->name);
230 dispc_mgr_set_lcd_config(omap_crtc->channel, config);
231}
232
233static int omap_crtc_dss_register_framedone(
234 enum omap_channel channel,
235 void (*handler)(void *), void *data)
236{
237 return 0;
238}
239
240static void omap_crtc_dss_unregister_framedone(
241 enum omap_channel channel,
242 void (*handler)(void *), void *data)
243{
244}
245
246static const struct dss_mgr_ops mgr_ops = {
247 .connect = omap_crtc_dss_connect,
248 .disconnect = omap_crtc_dss_disconnect,
249 .start_update = omap_crtc_dss_start_update,
250 .enable = omap_crtc_dss_enable,
251 .disable = omap_crtc_dss_disable,
252 .set_timings = omap_crtc_dss_set_timings,
253 .set_lcd_config = omap_crtc_dss_set_lcd_config,
254 .register_framedone_handler = omap_crtc_dss_register_framedone,
255 .unregister_framedone_handler = omap_crtc_dss_unregister_framedone,
256};
257
258/* -----------------------------------------------------------------------------
259 * Setup, Flush and Page Flip
260 */
261
262static void omap_crtc_complete_page_flip(struct drm_crtc *crtc)
263{
264 struct drm_pending_vblank_event *event;
265 struct drm_device *dev = crtc->dev;
266 unsigned long flags;
267
268 event = crtc->state->event;
269
270 if (!event)
271 return;
272
273 spin_lock_irqsave(&dev->event_lock, flags);
274 drm_crtc_send_vblank_event(crtc, event);
275 spin_unlock_irqrestore(&dev->event_lock, flags);
276}
277
278static void omap_crtc_error_irq(struct omap_drm_irq *irq, uint32_t irqstatus)
279{
280 struct omap_crtc *omap_crtc =
281 container_of(irq, struct omap_crtc, error_irq);
282
283 if (omap_crtc->ignore_digit_sync_lost) {
284 irqstatus &= ~DISPC_IRQ_SYNC_LOST_DIGIT;
285 if (!irqstatus)
286 return;
287 }
288
289 DRM_ERROR_RATELIMITED("%s: errors: %08x\n", omap_crtc->name, irqstatus);
290}
291
292static void omap_crtc_vblank_irq(struct omap_drm_irq *irq, uint32_t irqstatus)
293{
294 struct omap_crtc *omap_crtc =
295 container_of(irq, struct omap_crtc, vblank_irq);
296 struct drm_device *dev = omap_crtc->base.dev;
297
298 if (dispc_mgr_go_busy(omap_crtc->channel))
299 return;
300
301 DBG("%s: apply done", omap_crtc->name);
302
303 __omap_irq_unregister(dev, &omap_crtc->vblank_irq);
304
305 rmb();
306 WARN_ON(!omap_crtc->pending);
307 omap_crtc->pending = false;
308 wmb();
309
310 /* wake up userspace */
311 omap_crtc_complete_page_flip(&omap_crtc->base);
312
313 /* wake up omap_atomic_complete */
314 wake_up(&omap_crtc->pending_wait);
315}
316
317/* -----------------------------------------------------------------------------
318 * CRTC Functions
319 */
320
321static void omap_crtc_destroy(struct drm_crtc *crtc)
322{
323 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
324
325 DBG("%s", omap_crtc->name);
326
327 WARN_ON(omap_crtc->vblank_irq.registered);
328 omap_irq_unregister(crtc->dev, &omap_crtc->error_irq);
329
330 drm_crtc_cleanup(crtc);
331
332 kfree(omap_crtc);
333}
334
335static void omap_crtc_enable(struct drm_crtc *crtc)
336{
337 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
338
339 DBG("%s", omap_crtc->name);
340
341 rmb();
342 WARN_ON(omap_crtc->pending);
343 omap_crtc->pending = true;
344 wmb();
345
346 omap_irq_register(crtc->dev, &omap_crtc->vblank_irq);
347
348 drm_crtc_vblank_on(crtc);
349}
350
351static void omap_crtc_disable(struct drm_crtc *crtc)
352{
353 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
354
355 DBG("%s", omap_crtc->name);
356
357 drm_crtc_vblank_off(crtc);
358}
359
360static void omap_crtc_mode_set_nofb(struct drm_crtc *crtc)
361{
362 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
363 struct drm_display_mode *mode = &crtc->state->adjusted_mode;
364
365 DBG("%s: set mode: %d:\"%s\" %d %d %d %d %d %d %d %d %d %d 0x%x 0x%x",
366 omap_crtc->name, mode->base.id, mode->name,
367 mode->vrefresh, mode->clock,
368 mode->hdisplay, mode->hsync_start, mode->hsync_end, mode->htotal,
369 mode->vdisplay, mode->vsync_start, mode->vsync_end, mode->vtotal,
370 mode->type, mode->flags);
371
372 copy_timings_drm_to_omap(&omap_crtc->timings, mode);
373}
374
375static void omap_crtc_atomic_begin(struct drm_crtc *crtc,
376 struct drm_crtc_state *old_crtc_state)
377{
378}
379
380static void omap_crtc_atomic_flush(struct drm_crtc *crtc,
381 struct drm_crtc_state *old_crtc_state)
382{
383 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
384
385 WARN_ON(omap_crtc->vblank_irq.registered);
386
387 if (dispc_mgr_is_enabled(omap_crtc->channel)) {
388
389 DBG("%s: GO", omap_crtc->name);
390
391 rmb();
392 WARN_ON(omap_crtc->pending);
393 omap_crtc->pending = true;
394 wmb();
395
396 dispc_mgr_go(omap_crtc->channel);
397 omap_irq_register(crtc->dev, &omap_crtc->vblank_irq);
398 }
399}
400
401static bool omap_crtc_is_plane_prop(struct drm_device *dev,
402 struct drm_property *property)
403{
404 struct omap_drm_private *priv = dev->dev_private;
405
406 return property == priv->zorder_prop ||
407 property == dev->mode_config.rotation_property;
408}
409
410static int omap_crtc_atomic_set_property(struct drm_crtc *crtc,
411 struct drm_crtc_state *state,
412 struct drm_property *property,
413 uint64_t val)
414{
415 struct drm_device *dev = crtc->dev;
416
417 if (omap_crtc_is_plane_prop(dev, property)) {
418 struct drm_plane_state *plane_state;
419 struct drm_plane *plane = crtc->primary;
420
421 /*
422 * Delegate property set to the primary plane. Get the plane
423 * state and set the property directly.
424 */
425
426 plane_state = drm_atomic_get_plane_state(state->state, plane);
427 if (IS_ERR(plane_state))
428 return PTR_ERR(plane_state);
429
430 return drm_atomic_plane_set_property(plane, plane_state,
431 property, val);
432 }
433
434 return -EINVAL;
435}
436
437static int omap_crtc_atomic_get_property(struct drm_crtc *crtc,
438 const struct drm_crtc_state *state,
439 struct drm_property *property,
440 uint64_t *val)
441{
442 struct drm_device *dev = crtc->dev;
443
444 if (omap_crtc_is_plane_prop(dev, property)) {
445 /*
446 * Delegate property get to the primary plane. The
447 * drm_atomic_plane_get_property() function isn't exported, but
448 * can be called through drm_object_property_get_value() as that
449 * will call drm_atomic_get_property() for atomic drivers.
450 */
451 return drm_object_property_get_value(&crtc->primary->base,
452 property, val);
453 }
454
455 return -EINVAL;
456}
457
458static const struct drm_crtc_funcs omap_crtc_funcs = {
459 .reset = drm_atomic_helper_crtc_reset,
460 .set_config = drm_atomic_helper_set_config,
461 .destroy = omap_crtc_destroy,
462 .page_flip = drm_atomic_helper_page_flip,
463 .set_property = drm_atomic_helper_crtc_set_property,
464 .atomic_duplicate_state = drm_atomic_helper_crtc_duplicate_state,
465 .atomic_destroy_state = drm_atomic_helper_crtc_destroy_state,
466 .atomic_set_property = omap_crtc_atomic_set_property,
467 .atomic_get_property = omap_crtc_atomic_get_property,
468};
469
470static const struct drm_crtc_helper_funcs omap_crtc_helper_funcs = {
471 .mode_set_nofb = omap_crtc_mode_set_nofb,
472 .disable = omap_crtc_disable,
473 .enable = omap_crtc_enable,
474 .atomic_begin = omap_crtc_atomic_begin,
475 .atomic_flush = omap_crtc_atomic_flush,
476};
477
478/* -----------------------------------------------------------------------------
479 * Init and Cleanup
480 */
481
482static const char *channel_names[] = {
483 [OMAP_DSS_CHANNEL_LCD] = "lcd",
484 [OMAP_DSS_CHANNEL_DIGIT] = "tv",
485 [OMAP_DSS_CHANNEL_LCD2] = "lcd2",
486 [OMAP_DSS_CHANNEL_LCD3] = "lcd3",
487};
488
489void omap_crtc_pre_init(void)
490{
491 dss_install_mgr_ops(&mgr_ops);
492}
493
494void omap_crtc_pre_uninit(void)
495{
496 dss_uninstall_mgr_ops();
497}
498
499/* initialize crtc */
500struct drm_crtc *omap_crtc_init(struct drm_device *dev,
501 struct drm_plane *plane, enum omap_channel channel, int id)
502{
503 struct drm_crtc *crtc = NULL;
504 struct omap_crtc *omap_crtc;
505 int ret;
506
507 DBG("%s", channel_names[channel]);
508
509 omap_crtc = kzalloc(sizeof(*omap_crtc), GFP_KERNEL);
510 if (!omap_crtc)
511 return NULL;
512
513 crtc = &omap_crtc->base;
514
515 init_waitqueue_head(&omap_crtc->pending_wait);
516
517 omap_crtc->channel = channel;
518 omap_crtc->name = channel_names[channel];
519
520 omap_crtc->vblank_irq.irqmask = pipe2vbl(crtc);
521 omap_crtc->vblank_irq.irq = omap_crtc_vblank_irq;
522
523 omap_crtc->error_irq.irqmask =
524 dispc_mgr_get_sync_lost_irq(channel);
525 omap_crtc->error_irq.irq = omap_crtc_error_irq;
526 omap_irq_register(dev, &omap_crtc->error_irq);
527
528 ret = drm_crtc_init_with_planes(dev, crtc, plane, NULL,
529 &omap_crtc_funcs, NULL);
530 if (ret < 0) {
531 kfree(omap_crtc);
532 return NULL;
533 }
534
535 drm_crtc_helper_add(crtc, &omap_crtc_helper_funcs);
536
537 omap_plane_install_properties(crtc->primary, &crtc->base);
538
539 omap_crtcs[channel] = omap_crtc;
540
541 return crtc;
542}
1/*
2 * Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
3 * Author: Rob Clark <rob@ti.com>
4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License version 2 as published by
7 * the Free Software Foundation.
8 *
9 * This program is distributed in the hope that it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
12 * more details.
13 *
14 * You should have received a copy of the GNU General Public License along with
15 * this program. If not, see <http://www.gnu.org/licenses/>.
16 */
17
18#include <drm/drm_atomic.h>
19#include <drm/drm_atomic_helper.h>
20#include <drm/drm_crtc.h>
21#include <drm/drm_crtc_helper.h>
22#include <drm/drm_mode.h>
23#include <drm/drm_plane_helper.h>
24#include <linux/math64.h>
25
26#include "omap_drv.h"
27
28#define to_omap_crtc_state(x) container_of(x, struct omap_crtc_state, base)
29
30struct omap_crtc_state {
31 /* Must be first. */
32 struct drm_crtc_state base;
33 /* Shadow values for legacy userspace support. */
34 unsigned int rotation;
35 unsigned int zpos;
36};
37
38#define to_omap_crtc(x) container_of(x, struct omap_crtc, base)
39
40struct omap_crtc {
41 struct drm_crtc base;
42
43 const char *name;
44 enum omap_channel channel;
45
46 struct videomode vm;
47
48 bool ignore_digit_sync_lost;
49
50 bool enabled;
51 bool pending;
52 wait_queue_head_t pending_wait;
53 struct drm_pending_vblank_event *event;
54};
55
56/* -----------------------------------------------------------------------------
57 * Helper Functions
58 */
59
60struct videomode *omap_crtc_timings(struct drm_crtc *crtc)
61{
62 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
63 return &omap_crtc->vm;
64}
65
66enum omap_channel omap_crtc_channel(struct drm_crtc *crtc)
67{
68 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
69 return omap_crtc->channel;
70}
71
72static bool omap_crtc_is_pending(struct drm_crtc *crtc)
73{
74 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
75 unsigned long flags;
76 bool pending;
77
78 spin_lock_irqsave(&crtc->dev->event_lock, flags);
79 pending = omap_crtc->pending;
80 spin_unlock_irqrestore(&crtc->dev->event_lock, flags);
81
82 return pending;
83}
84
85int omap_crtc_wait_pending(struct drm_crtc *crtc)
86{
87 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
88
89 /*
90 * Timeout is set to a "sufficiently" high value, which should cover
91 * a single frame refresh even on slower displays.
92 */
93 return wait_event_timeout(omap_crtc->pending_wait,
94 !omap_crtc_is_pending(crtc),
95 msecs_to_jiffies(250));
96}
97
98/* -----------------------------------------------------------------------------
99 * DSS Manager Functions
100 */
101
102/*
103 * Manager-ops, callbacks from output when they need to configure
104 * the upstream part of the video pipe.
105 *
106 * Most of these we can ignore until we add support for command-mode
107 * panels.. for video-mode the crtc-helpers already do an adequate
108 * job of sequencing the setup of the video pipe in the proper order
109 */
110
111/* ovl-mgr-id -> crtc */
112static struct omap_crtc *omap_crtcs[8];
113static struct omap_dss_device *omap_crtc_output[8];
114
115/* we can probably ignore these until we support command-mode panels: */
116static int omap_crtc_dss_connect(struct omap_drm_private *priv,
117 enum omap_channel channel,
118 struct omap_dss_device *dst)
119{
120 const struct dispc_ops *dispc_ops = priv->dispc_ops;
121 struct dispc_device *dispc = priv->dispc;
122
123 if (omap_crtc_output[channel])
124 return -EINVAL;
125
126 if (!(dispc_ops->mgr_get_supported_outputs(dispc, channel) & dst->id))
127 return -EINVAL;
128
129 omap_crtc_output[channel] = dst;
130 dst->dispc_channel_connected = true;
131
132 return 0;
133}
134
135static void omap_crtc_dss_disconnect(struct omap_drm_private *priv,
136 enum omap_channel channel,
137 struct omap_dss_device *dst)
138{
139 omap_crtc_output[channel] = NULL;
140 dst->dispc_channel_connected = false;
141}
142
143static void omap_crtc_dss_start_update(struct omap_drm_private *priv,
144 enum omap_channel channel)
145{
146}
147
148/* Called only from the encoder enable/disable and suspend/resume handlers. */
149static void omap_crtc_set_enabled(struct drm_crtc *crtc, bool enable)
150{
151 struct drm_device *dev = crtc->dev;
152 struct omap_drm_private *priv = dev->dev_private;
153 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
154 enum omap_channel channel = omap_crtc->channel;
155 struct omap_irq_wait *wait;
156 u32 framedone_irq, vsync_irq;
157 int ret;
158
159 if (WARN_ON(omap_crtc->enabled == enable))
160 return;
161
162 if (omap_crtc_output[channel]->output_type == OMAP_DISPLAY_TYPE_HDMI) {
163 priv->dispc_ops->mgr_enable(priv->dispc, channel, enable);
164 omap_crtc->enabled = enable;
165 return;
166 }
167
168 if (omap_crtc->channel == OMAP_DSS_CHANNEL_DIGIT) {
169 /*
170 * Digit output produces some sync lost interrupts during the
171 * first frame when enabling, so we need to ignore those.
172 */
173 omap_crtc->ignore_digit_sync_lost = true;
174 }
175
176 framedone_irq = priv->dispc_ops->mgr_get_framedone_irq(priv->dispc,
177 channel);
178 vsync_irq = priv->dispc_ops->mgr_get_vsync_irq(priv->dispc, channel);
179
180 if (enable) {
181 wait = omap_irq_wait_init(dev, vsync_irq, 1);
182 } else {
183 /*
184 * When we disable the digit output, we need to wait for
185 * FRAMEDONE to know that DISPC has finished with the output.
186 *
187 * OMAP2/3 does not have FRAMEDONE irq for digit output, and in
188 * that case we need to use vsync interrupt, and wait for both
189 * even and odd frames.
190 */
191
192 if (framedone_irq)
193 wait = omap_irq_wait_init(dev, framedone_irq, 1);
194 else
195 wait = omap_irq_wait_init(dev, vsync_irq, 2);
196 }
197
198 priv->dispc_ops->mgr_enable(priv->dispc, channel, enable);
199 omap_crtc->enabled = enable;
200
201 ret = omap_irq_wait(dev, wait, msecs_to_jiffies(100));
202 if (ret) {
203 dev_err(dev->dev, "%s: timeout waiting for %s\n",
204 omap_crtc->name, enable ? "enable" : "disable");
205 }
206
207 if (omap_crtc->channel == OMAP_DSS_CHANNEL_DIGIT) {
208 omap_crtc->ignore_digit_sync_lost = false;
209 /* make sure the irq handler sees the value above */
210 mb();
211 }
212}
213
214
215static int omap_crtc_dss_enable(struct omap_drm_private *priv,
216 enum omap_channel channel)
217{
218 struct omap_crtc *omap_crtc = omap_crtcs[channel];
219
220 priv->dispc_ops->mgr_set_timings(priv->dispc, omap_crtc->channel,
221 &omap_crtc->vm);
222 omap_crtc_set_enabled(&omap_crtc->base, true);
223
224 return 0;
225}
226
227static void omap_crtc_dss_disable(struct omap_drm_private *priv,
228 enum omap_channel channel)
229{
230 struct omap_crtc *omap_crtc = omap_crtcs[channel];
231
232 omap_crtc_set_enabled(&omap_crtc->base, false);
233}
234
235static void omap_crtc_dss_set_timings(struct omap_drm_private *priv,
236 enum omap_channel channel,
237 const struct videomode *vm)
238{
239 struct omap_crtc *omap_crtc = omap_crtcs[channel];
240 DBG("%s", omap_crtc->name);
241 omap_crtc->vm = *vm;
242}
243
244static void omap_crtc_dss_set_lcd_config(struct omap_drm_private *priv,
245 enum omap_channel channel,
246 const struct dss_lcd_mgr_config *config)
247{
248 struct omap_crtc *omap_crtc = omap_crtcs[channel];
249
250 DBG("%s", omap_crtc->name);
251 priv->dispc_ops->mgr_set_lcd_config(priv->dispc, omap_crtc->channel,
252 config);
253}
254
255static int omap_crtc_dss_register_framedone(
256 struct omap_drm_private *priv, enum omap_channel channel,
257 void (*handler)(void *), void *data)
258{
259 return 0;
260}
261
262static void omap_crtc_dss_unregister_framedone(
263 struct omap_drm_private *priv, enum omap_channel channel,
264 void (*handler)(void *), void *data)
265{
266}
267
268static const struct dss_mgr_ops mgr_ops = {
269 .connect = omap_crtc_dss_connect,
270 .disconnect = omap_crtc_dss_disconnect,
271 .start_update = omap_crtc_dss_start_update,
272 .enable = omap_crtc_dss_enable,
273 .disable = omap_crtc_dss_disable,
274 .set_timings = omap_crtc_dss_set_timings,
275 .set_lcd_config = omap_crtc_dss_set_lcd_config,
276 .register_framedone_handler = omap_crtc_dss_register_framedone,
277 .unregister_framedone_handler = omap_crtc_dss_unregister_framedone,
278};
279
280/* -----------------------------------------------------------------------------
281 * Setup, Flush and Page Flip
282 */
283
284void omap_crtc_error_irq(struct drm_crtc *crtc, u32 irqstatus)
285{
286 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
287
288 if (omap_crtc->ignore_digit_sync_lost) {
289 irqstatus &= ~DISPC_IRQ_SYNC_LOST_DIGIT;
290 if (!irqstatus)
291 return;
292 }
293
294 DRM_ERROR_RATELIMITED("%s: errors: %08x\n", omap_crtc->name, irqstatus);
295}
296
297void omap_crtc_vblank_irq(struct drm_crtc *crtc)
298{
299 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
300 struct drm_device *dev = omap_crtc->base.dev;
301 struct omap_drm_private *priv = dev->dev_private;
302 bool pending;
303
304 spin_lock(&crtc->dev->event_lock);
305 /*
306 * If the dispc is busy we're racing the flush operation. Try again on
307 * the next vblank interrupt.
308 */
309 if (priv->dispc_ops->mgr_go_busy(priv->dispc, omap_crtc->channel)) {
310 spin_unlock(&crtc->dev->event_lock);
311 return;
312 }
313
314 /* Send the vblank event if one has been requested. */
315 if (omap_crtc->event) {
316 drm_crtc_send_vblank_event(crtc, omap_crtc->event);
317 omap_crtc->event = NULL;
318 }
319
320 pending = omap_crtc->pending;
321 omap_crtc->pending = false;
322 spin_unlock(&crtc->dev->event_lock);
323
324 if (pending)
325 drm_crtc_vblank_put(crtc);
326
327 /* Wake up omap_atomic_complete. */
328 wake_up(&omap_crtc->pending_wait);
329
330 DBG("%s: apply done", omap_crtc->name);
331}
332
333static void omap_crtc_write_crtc_properties(struct drm_crtc *crtc)
334{
335 struct omap_drm_private *priv = crtc->dev->dev_private;
336 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
337 struct omap_overlay_manager_info info;
338
339 memset(&info, 0, sizeof(info));
340
341 info.default_color = 0x000000;
342 info.trans_enabled = false;
343 info.partial_alpha_enabled = false;
344 info.cpr_enable = false;
345
346 priv->dispc_ops->mgr_setup(priv->dispc, omap_crtc->channel, &info);
347}
348
349/* -----------------------------------------------------------------------------
350 * CRTC Functions
351 */
352
353static void omap_crtc_destroy(struct drm_crtc *crtc)
354{
355 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
356
357 DBG("%s", omap_crtc->name);
358
359 drm_crtc_cleanup(crtc);
360
361 kfree(omap_crtc);
362}
363
364static void omap_crtc_arm_event(struct drm_crtc *crtc)
365{
366 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
367
368 WARN_ON(omap_crtc->pending);
369 omap_crtc->pending = true;
370
371 if (crtc->state->event) {
372 omap_crtc->event = crtc->state->event;
373 crtc->state->event = NULL;
374 }
375}
376
377static void omap_crtc_atomic_enable(struct drm_crtc *crtc,
378 struct drm_crtc_state *old_state)
379{
380 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
381 int ret;
382
383 DBG("%s", omap_crtc->name);
384
385 spin_lock_irq(&crtc->dev->event_lock);
386 drm_crtc_vblank_on(crtc);
387 ret = drm_crtc_vblank_get(crtc);
388 WARN_ON(ret != 0);
389
390 omap_crtc_arm_event(crtc);
391 spin_unlock_irq(&crtc->dev->event_lock);
392}
393
394static void omap_crtc_atomic_disable(struct drm_crtc *crtc,
395 struct drm_crtc_state *old_state)
396{
397 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
398
399 DBG("%s", omap_crtc->name);
400
401 spin_lock_irq(&crtc->dev->event_lock);
402 if (crtc->state->event) {
403 drm_crtc_send_vblank_event(crtc, crtc->state->event);
404 crtc->state->event = NULL;
405 }
406 spin_unlock_irq(&crtc->dev->event_lock);
407
408 drm_crtc_vblank_off(crtc);
409}
410
411static enum drm_mode_status omap_crtc_mode_valid(struct drm_crtc *crtc,
412 const struct drm_display_mode *mode)
413{
414 struct omap_drm_private *priv = crtc->dev->dev_private;
415
416 /* Check for bandwidth limit */
417 if (priv->max_bandwidth) {
418 /*
419 * Estimation for the bandwidth need of a given mode with one
420 * full screen plane:
421 * bandwidth = resolution * 32bpp * (pclk / (vtotal * htotal))
422 * ^^ Refresh rate ^^
423 *
424 * The interlaced mode is taken into account by using the
425 * pixelclock in the calculation.
426 *
427 * The equation is rearranged for 64bit arithmetic.
428 */
429 uint64_t bandwidth = mode->clock * 1000;
430 unsigned int bpp = 4;
431
432 bandwidth = bandwidth * mode->hdisplay * mode->vdisplay * bpp;
433 bandwidth = div_u64(bandwidth, mode->htotal * mode->vtotal);
434
435 /*
436 * Reject modes which would need more bandwidth if used with one
437 * full resolution plane (most common use case).
438 */
439 if (priv->max_bandwidth < bandwidth)
440 return MODE_BAD;
441 }
442
443 return MODE_OK;
444}
445
446static void omap_crtc_mode_set_nofb(struct drm_crtc *crtc)
447{
448 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
449 struct drm_display_mode *mode = &crtc->state->adjusted_mode;
450 struct omap_drm_private *priv = crtc->dev->dev_private;
451 const u32 flags_mask = DISPLAY_FLAGS_DE_HIGH | DISPLAY_FLAGS_DE_LOW |
452 DISPLAY_FLAGS_PIXDATA_POSEDGE | DISPLAY_FLAGS_PIXDATA_NEGEDGE |
453 DISPLAY_FLAGS_SYNC_POSEDGE | DISPLAY_FLAGS_SYNC_NEGEDGE;
454 unsigned int i;
455
456 DBG("%s: set mode: %d:\"%s\" %d %d %d %d %d %d %d %d %d %d 0x%x 0x%x",
457 omap_crtc->name, mode->base.id, mode->name,
458 mode->vrefresh, mode->clock,
459 mode->hdisplay, mode->hsync_start, mode->hsync_end, mode->htotal,
460 mode->vdisplay, mode->vsync_start, mode->vsync_end, mode->vtotal,
461 mode->type, mode->flags);
462
463 drm_display_mode_to_videomode(mode, &omap_crtc->vm);
464
465 /*
466 * HACK: This fixes the vm flags.
467 * struct drm_display_mode does not contain the VSYNC/HSYNC/DE flags
468 * and they get lost when converting back and forth between
469 * struct drm_display_mode and struct videomode. The hack below
470 * goes and fetches the missing flags from the panel drivers.
471 *
472 * Correct solution would be to use DRM's bus-flags, but that's not
473 * easily possible before the omapdrm's panel/encoder driver model
474 * has been changed to the DRM model.
475 */
476
477 for (i = 0; i < priv->num_encoders; ++i) {
478 struct drm_encoder *encoder = priv->encoders[i];
479
480 if (encoder->crtc == crtc) {
481 struct omap_dss_device *dssdev;
482
483 dssdev = omap_encoder_get_dssdev(encoder);
484
485 if (dssdev) {
486 struct videomode vm = {0};
487
488 dssdev->driver->get_timings(dssdev, &vm);
489
490 omap_crtc->vm.flags |= vm.flags & flags_mask;
491 }
492
493 break;
494 }
495 }
496}
497
498static int omap_crtc_atomic_check(struct drm_crtc *crtc,
499 struct drm_crtc_state *state)
500{
501 struct drm_plane_state *pri_state;
502
503 if (state->color_mgmt_changed && state->gamma_lut) {
504 unsigned int length = state->gamma_lut->length /
505 sizeof(struct drm_color_lut);
506
507 if (length < 2)
508 return -EINVAL;
509 }
510
511 pri_state = drm_atomic_get_new_plane_state(state->state, crtc->primary);
512 if (pri_state) {
513 struct omap_crtc_state *omap_crtc_state =
514 to_omap_crtc_state(state);
515
516 /* Mirror new values for zpos and rotation in omap_crtc_state */
517 omap_crtc_state->zpos = pri_state->zpos;
518 omap_crtc_state->rotation = pri_state->rotation;
519 }
520
521 return 0;
522}
523
524static void omap_crtc_atomic_begin(struct drm_crtc *crtc,
525 struct drm_crtc_state *old_crtc_state)
526{
527}
528
529static void omap_crtc_atomic_flush(struct drm_crtc *crtc,
530 struct drm_crtc_state *old_crtc_state)
531{
532 struct omap_drm_private *priv = crtc->dev->dev_private;
533 struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
534 int ret;
535
536 if (crtc->state->color_mgmt_changed) {
537 struct drm_color_lut *lut = NULL;
538 unsigned int length = 0;
539
540 if (crtc->state->gamma_lut) {
541 lut = (struct drm_color_lut *)
542 crtc->state->gamma_lut->data;
543 length = crtc->state->gamma_lut->length /
544 sizeof(*lut);
545 }
546 priv->dispc_ops->mgr_set_gamma(priv->dispc, omap_crtc->channel,
547 lut, length);
548 }
549
550 omap_crtc_write_crtc_properties(crtc);
551
552 /* Only flush the CRTC if it is currently enabled. */
553 if (!omap_crtc->enabled)
554 return;
555
556 DBG("%s: GO", omap_crtc->name);
557
558 ret = drm_crtc_vblank_get(crtc);
559 WARN_ON(ret != 0);
560
561 spin_lock_irq(&crtc->dev->event_lock);
562 priv->dispc_ops->mgr_go(priv->dispc, omap_crtc->channel);
563 omap_crtc_arm_event(crtc);
564 spin_unlock_irq(&crtc->dev->event_lock);
565}
566
567static int omap_crtc_atomic_set_property(struct drm_crtc *crtc,
568 struct drm_crtc_state *state,
569 struct drm_property *property,
570 u64 val)
571{
572 struct omap_drm_private *priv = crtc->dev->dev_private;
573 struct drm_plane_state *plane_state;
574
575 /*
576 * Delegate property set to the primary plane. Get the plane state and
577 * set the property directly, the shadow copy will be assigned in the
578 * omap_crtc_atomic_check callback. This way updates to plane state will
579 * always be mirrored in the crtc state correctly.
580 */
581 plane_state = drm_atomic_get_plane_state(state->state, crtc->primary);
582 if (IS_ERR(plane_state))
583 return PTR_ERR(plane_state);
584
585 if (property == crtc->primary->rotation_property)
586 plane_state->rotation = val;
587 else if (property == priv->zorder_prop)
588 plane_state->zpos = val;
589 else
590 return -EINVAL;
591
592 return 0;
593}
594
595static int omap_crtc_atomic_get_property(struct drm_crtc *crtc,
596 const struct drm_crtc_state *state,
597 struct drm_property *property,
598 u64 *val)
599{
600 struct omap_drm_private *priv = crtc->dev->dev_private;
601 struct omap_crtc_state *omap_state = to_omap_crtc_state(state);
602
603 if (property == crtc->primary->rotation_property)
604 *val = omap_state->rotation;
605 else if (property == priv->zorder_prop)
606 *val = omap_state->zpos;
607 else
608 return -EINVAL;
609
610 return 0;
611}
612
613static void omap_crtc_reset(struct drm_crtc *crtc)
614{
615 if (crtc->state)
616 __drm_atomic_helper_crtc_destroy_state(crtc->state);
617
618 kfree(crtc->state);
619 crtc->state = kzalloc(sizeof(struct omap_crtc_state), GFP_KERNEL);
620
621 if (crtc->state)
622 crtc->state->crtc = crtc;
623}
624
625static struct drm_crtc_state *
626omap_crtc_duplicate_state(struct drm_crtc *crtc)
627{
628 struct omap_crtc_state *state, *current_state;
629
630 if (WARN_ON(!crtc->state))
631 return NULL;
632
633 current_state = to_omap_crtc_state(crtc->state);
634
635 state = kmalloc(sizeof(*state), GFP_KERNEL);
636 if (!state)
637 return NULL;
638
639 __drm_atomic_helper_crtc_duplicate_state(crtc, &state->base);
640
641 state->zpos = current_state->zpos;
642 state->rotation = current_state->rotation;
643
644 return &state->base;
645}
646
647static const struct drm_crtc_funcs omap_crtc_funcs = {
648 .reset = omap_crtc_reset,
649 .set_config = drm_atomic_helper_set_config,
650 .destroy = omap_crtc_destroy,
651 .page_flip = drm_atomic_helper_page_flip,
652 .gamma_set = drm_atomic_helper_legacy_gamma_set,
653 .atomic_duplicate_state = omap_crtc_duplicate_state,
654 .atomic_destroy_state = drm_atomic_helper_crtc_destroy_state,
655 .atomic_set_property = omap_crtc_atomic_set_property,
656 .atomic_get_property = omap_crtc_atomic_get_property,
657 .enable_vblank = omap_irq_enable_vblank,
658 .disable_vblank = omap_irq_disable_vblank,
659};
660
661static const struct drm_crtc_helper_funcs omap_crtc_helper_funcs = {
662 .mode_set_nofb = omap_crtc_mode_set_nofb,
663 .atomic_check = omap_crtc_atomic_check,
664 .atomic_begin = omap_crtc_atomic_begin,
665 .atomic_flush = omap_crtc_atomic_flush,
666 .atomic_enable = omap_crtc_atomic_enable,
667 .atomic_disable = omap_crtc_atomic_disable,
668 .mode_valid = omap_crtc_mode_valid,
669};
670
671/* -----------------------------------------------------------------------------
672 * Init and Cleanup
673 */
674
675static const char *channel_names[] = {
676 [OMAP_DSS_CHANNEL_LCD] = "lcd",
677 [OMAP_DSS_CHANNEL_DIGIT] = "tv",
678 [OMAP_DSS_CHANNEL_LCD2] = "lcd2",
679 [OMAP_DSS_CHANNEL_LCD3] = "lcd3",
680};
681
682void omap_crtc_pre_init(struct omap_drm_private *priv)
683{
684 memset(omap_crtcs, 0, sizeof(omap_crtcs));
685
686 dss_install_mgr_ops(&mgr_ops, priv);
687}
688
689void omap_crtc_pre_uninit(void)
690{
691 dss_uninstall_mgr_ops();
692}
693
694/* initialize crtc */
695struct drm_crtc *omap_crtc_init(struct drm_device *dev,
696 struct drm_plane *plane, struct omap_dss_device *dssdev)
697{
698 struct omap_drm_private *priv = dev->dev_private;
699 struct drm_crtc *crtc = NULL;
700 struct omap_crtc *omap_crtc;
701 enum omap_channel channel;
702 struct omap_dss_device *out;
703 int ret;
704
705 out = omapdss_find_output_from_display(dssdev);
706 channel = out->dispc_channel;
707 omap_dss_put_device(out);
708
709 DBG("%s", channel_names[channel]);
710
711 /* Multiple displays on same channel is not allowed */
712 if (WARN_ON(omap_crtcs[channel] != NULL))
713 return ERR_PTR(-EINVAL);
714
715 omap_crtc = kzalloc(sizeof(*omap_crtc), GFP_KERNEL);
716 if (!omap_crtc)
717 return ERR_PTR(-ENOMEM);
718
719 crtc = &omap_crtc->base;
720
721 init_waitqueue_head(&omap_crtc->pending_wait);
722
723 omap_crtc->channel = channel;
724 omap_crtc->name = channel_names[channel];
725
726 ret = drm_crtc_init_with_planes(dev, crtc, plane, NULL,
727 &omap_crtc_funcs, NULL);
728 if (ret < 0) {
729 dev_err(dev->dev, "%s(): could not init crtc for: %s\n",
730 __func__, dssdev->name);
731 kfree(omap_crtc);
732 return ERR_PTR(ret);
733 }
734
735 drm_crtc_helper_add(crtc, &omap_crtc_helper_funcs);
736
737 /* The dispc API adapts to what ever size, but the HW supports
738 * 256 element gamma table for LCDs and 1024 element table for
739 * OMAP_DSS_CHANNEL_DIGIT. X server assumes 256 element gamma
740 * tables so lets use that. Size of HW gamma table can be
741 * extracted with dispc_mgr_gamma_size(). If it returns 0
742 * gamma table is not supprted.
743 */
744 if (priv->dispc_ops->mgr_gamma_size(priv->dispc, channel)) {
745 unsigned int gamma_lut_size = 256;
746
747 drm_crtc_enable_color_mgmt(crtc, 0, false, gamma_lut_size);
748 drm_mode_crtc_set_gamma_size(crtc, gamma_lut_size);
749 }
750
751 omap_plane_install_properties(crtc->primary, &crtc->base);
752
753 omap_crtcs[channel] = omap_crtc;
754
755 return crtc;
756}