Linux Audio

Check our new training course

Linux kernel drivers training

Mar 31-Apr 9, 2025, special US time zones
Register
Loading...
Note: File does not exist in v4.6.
  1/*
  2 * Copyright (C) 2017 Icenowy Zheng <icenowy@aosc.io>
  3 *
  4 * This program is free software; you can redistribute it and/or
  5 * modify it under the terms of the GNU General Public License as
  6 * published by the Free Software Foundation; either version 2 of
  7 * the License, or (at your option) any later version.
  8 */
  9
 10#ifndef _SUN8I_MIXER_H_
 11#define _SUN8I_MIXER_H_
 12
 13#include <linux/clk.h>
 14#include <linux/regmap.h>
 15#include <linux/reset.h>
 16
 17#include "sun8i_csc.h"
 18#include "sunxi_engine.h"
 19
 20#define SUN8I_MIXER_SIZE(w, h)			(((h) - 1) << 16 | ((w) - 1))
 21#define SUN8I_MIXER_COORD(x, y)			((y) << 16 | (x))
 22
 23#define SUN8I_MIXER_GLOBAL_CTL			0x0
 24#define SUN8I_MIXER_GLOBAL_STATUS		0x4
 25#define SUN8I_MIXER_GLOBAL_DBUFF		0x8
 26#define SUN8I_MIXER_GLOBAL_SIZE			0xc
 27
 28#define SUN8I_MIXER_GLOBAL_CTL_RT_EN		BIT(0)
 29
 30#define SUN8I_MIXER_GLOBAL_DBUFF_ENABLE		BIT(0)
 31
 32#define SUN8I_MIXER_BLEND_PIPE_CTL		0x1000
 33#define SUN8I_MIXER_BLEND_ATTR_FCOLOR(x)	(0x1004 + 0x10 * (x) + 0x0)
 34#define SUN8I_MIXER_BLEND_ATTR_INSIZE(x)	(0x1004 + 0x10 * (x) + 0x4)
 35#define SUN8I_MIXER_BLEND_ATTR_COORD(x)		(0x1004 + 0x10 * (x) + 0x8)
 36#define SUN8I_MIXER_BLEND_ROUTE			0x1080
 37#define SUN8I_MIXER_BLEND_PREMULTIPLY		0x1084
 38#define SUN8I_MIXER_BLEND_BKCOLOR		0x1088
 39#define SUN8I_MIXER_BLEND_OUTSIZE		0x108c
 40#define SUN8I_MIXER_BLEND_MODE(x)		(0x1090 + 0x04 * (x))
 41#define SUN8I_MIXER_BLEND_CK_CTL		0x10b0
 42#define SUN8I_MIXER_BLEND_CK_CFG		0x10b4
 43#define SUN8I_MIXER_BLEND_CK_MAX(x)		(0x10c0 + 0x04 * (x))
 44#define SUN8I_MIXER_BLEND_CK_MIN(x)		(0x10e0 + 0x04 * (x))
 45#define SUN8I_MIXER_BLEND_OUTCTL		0x10fc
 46
 47#define SUN8I_MIXER_BLEND_PIPE_CTL_EN(pipe)	BIT(8 + pipe)
 48#define SUN8I_MIXER_BLEND_PIPE_CTL_FC_EN(pipe)	BIT(pipe)
 49/* colors are always in AARRGGBB format */
 50#define SUN8I_MIXER_BLEND_COLOR_BLACK		0xff000000
 51/* The following numbers are some still unknown magic numbers */
 52#define SUN8I_MIXER_BLEND_MODE_DEF		0x03010301
 53
 54#define SUN8I_MIXER_BLEND_OUTCTL_INTERLACED	BIT(1)
 55
 56#define SUN8I_MIXER_FBFMT_ARGB8888	0
 57#define SUN8I_MIXER_FBFMT_ABGR8888	1
 58#define SUN8I_MIXER_FBFMT_RGBA8888	2
 59#define SUN8I_MIXER_FBFMT_BGRA8888	3
 60#define SUN8I_MIXER_FBFMT_XRGB8888	4
 61#define SUN8I_MIXER_FBFMT_XBGR8888	5
 62#define SUN8I_MIXER_FBFMT_RGBX8888	6
 63#define SUN8I_MIXER_FBFMT_BGRX8888	7
 64#define SUN8I_MIXER_FBFMT_RGB888	8
 65#define SUN8I_MIXER_FBFMT_BGR888	9
 66#define SUN8I_MIXER_FBFMT_RGB565	10
 67#define SUN8I_MIXER_FBFMT_BGR565	11
 68#define SUN8I_MIXER_FBFMT_ARGB4444	12
 69#define SUN8I_MIXER_FBFMT_ABGR4444	13
 70#define SUN8I_MIXER_FBFMT_RGBA4444	14
 71#define SUN8I_MIXER_FBFMT_BGRA4444	15
 72#define SUN8I_MIXER_FBFMT_ARGB1555	16
 73#define SUN8I_MIXER_FBFMT_ABGR1555	17
 74#define SUN8I_MIXER_FBFMT_RGBA5551	18
 75#define SUN8I_MIXER_FBFMT_BGRA5551	19
 76
 77#define SUN8I_MIXER_FBFMT_YUYV		0
 78#define SUN8I_MIXER_FBFMT_UYVY		1
 79#define SUN8I_MIXER_FBFMT_YVYU		2
 80#define SUN8I_MIXER_FBFMT_VYUY		3
 81#define SUN8I_MIXER_FBFMT_NV16		4
 82#define SUN8I_MIXER_FBFMT_NV61		5
 83#define SUN8I_MIXER_FBFMT_YUV422	6
 84/* format 7 doesn't exist */
 85#define SUN8I_MIXER_FBFMT_NV12		8
 86#define SUN8I_MIXER_FBFMT_NV21		9
 87#define SUN8I_MIXER_FBFMT_YUV420	10
 88/* format 11 doesn't exist */
 89/* format 12 is semi-planar YUV411 UVUV */
 90/* format 13 is semi-planar YUV411 VUVU */
 91#define SUN8I_MIXER_FBFMT_YUV411	14
 92
 93/*
 94 * These sub-engines are still unknown now, the EN registers are here only to
 95 * be used to disable these sub-engines.
 96 */
 97#define SUN8I_MIXER_FCE_EN			0xa0000
 98#define SUN8I_MIXER_BWS_EN			0xa2000
 99#define SUN8I_MIXER_LTI_EN			0xa4000
100#define SUN8I_MIXER_PEAK_EN			0xa6000
101#define SUN8I_MIXER_ASE_EN			0xa8000
102#define SUN8I_MIXER_FCC_EN			0xaa000
103#define SUN8I_MIXER_DCSC_EN			0xb0000
104
105struct de2_fmt_info {
106	u32			drm_fmt;
107	u32			de2_fmt;
108	bool			rgb;
109	enum sun8i_csc_mode	csc;
110};
111
112/**
113 * struct sun8i_mixer_cfg - mixer HW configuration
114 * @vi_num: number of VI channels
115 * @ui_num: number of UI channels
116 * @scaler_mask: bitmask which tells which channel supports scaling
117 *	First, scaler supports for VI channels is defined and after that, scaler
118 *	support for UI channels. For example, if mixer has 2 VI channels without
119 *	scaler and 2 UI channels with scaler, bitmask would be 0xC.
120 * @ccsc: select set of CCSC base addresses
121 *	Set value to 0 if this is first mixer or second mixer with VEP support.
122 *	Set value to 1 if this is second mixer without VEP support. Other values
123 *	are invalid.
124 * @mod_rate: module clock rate that needs to be set in order to have
125 *	a functional block.
126 */
127struct sun8i_mixer_cfg {
128	int		vi_num;
129	int		ui_num;
130	int		scaler_mask;
131	int		ccsc;
132	unsigned long	mod_rate;
133};
134
135struct sun8i_mixer {
136	struct sunxi_engine		engine;
137
138	const struct sun8i_mixer_cfg	*cfg;
139
140	struct reset_control		*reset;
141
142	struct clk			*bus_clk;
143	struct clk			*mod_clk;
144};
145
146static inline struct sun8i_mixer *
147engine_to_sun8i_mixer(struct sunxi_engine *engine)
148{
149	return container_of(engine, struct sun8i_mixer, engine);
150}
151
152const struct de2_fmt_info *sun8i_mixer_format_info(u32 format);
153#endif /* _SUN8I_MIXER_H_ */