Loading...
Note: File does not exist in v3.15.
1/*
2 * Copyright (C) Fuzhou Rockchip Electronics Co.Ltd
3 * Author:Mark Yao <mark.yao@rock-chips.com>
4 *
5 * This software is licensed under the terms of the GNU General Public
6 * License version 2, as published by the Free Software Foundation, and
7 * may be copied, distributed, and modified under those terms.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 */
14
15#ifndef _ROCKCHIP_VOP_REG_H
16#define _ROCKCHIP_VOP_REG_H
17
18/* rk3288 register definition */
19#define RK3288_REG_CFG_DONE 0x0000
20#define RK3288_VERSION_INFO 0x0004
21#define RK3288_SYS_CTRL 0x0008
22#define RK3288_SYS_CTRL1 0x000c
23#define RK3288_DSP_CTRL0 0x0010
24#define RK3288_DSP_CTRL1 0x0014
25#define RK3288_DSP_BG 0x0018
26#define RK3288_MCU_CTRL 0x001c
27#define RK3288_INTR_CTRL0 0x0020
28#define RK3288_INTR_CTRL1 0x0024
29#define RK3288_WIN0_CTRL0 0x0030
30#define RK3288_WIN0_CTRL1 0x0034
31#define RK3288_WIN0_COLOR_KEY 0x0038
32#define RK3288_WIN0_VIR 0x003c
33#define RK3288_WIN0_YRGB_MST 0x0040
34#define RK3288_WIN0_CBR_MST 0x0044
35#define RK3288_WIN0_ACT_INFO 0x0048
36#define RK3288_WIN0_DSP_INFO 0x004c
37#define RK3288_WIN0_DSP_ST 0x0050
38#define RK3288_WIN0_SCL_FACTOR_YRGB 0x0054
39#define RK3288_WIN0_SCL_FACTOR_CBR 0x0058
40#define RK3288_WIN0_SCL_OFFSET 0x005c
41#define RK3288_WIN0_SRC_ALPHA_CTRL 0x0060
42#define RK3288_WIN0_DST_ALPHA_CTRL 0x0064
43#define RK3288_WIN0_FADING_CTRL 0x0068
44
45/* win1 register */
46#define RK3288_WIN1_CTRL0 0x0070
47#define RK3288_WIN1_CTRL1 0x0074
48#define RK3288_WIN1_COLOR_KEY 0x0078
49#define RK3288_WIN1_VIR 0x007c
50#define RK3288_WIN1_YRGB_MST 0x0080
51#define RK3288_WIN1_CBR_MST 0x0084
52#define RK3288_WIN1_ACT_INFO 0x0088
53#define RK3288_WIN1_DSP_INFO 0x008c
54#define RK3288_WIN1_DSP_ST 0x0090
55#define RK3288_WIN1_SCL_FACTOR_YRGB 0x0094
56#define RK3288_WIN1_SCL_FACTOR_CBR 0x0098
57#define RK3288_WIN1_SCL_OFFSET 0x009c
58#define RK3288_WIN1_SRC_ALPHA_CTRL 0x00a0
59#define RK3288_WIN1_DST_ALPHA_CTRL 0x00a4
60#define RK3288_WIN1_FADING_CTRL 0x00a8
61/* win2 register */
62#define RK3288_WIN2_CTRL0 0x00b0
63#define RK3288_WIN2_CTRL1 0x00b4
64#define RK3288_WIN2_VIR0_1 0x00b8
65#define RK3288_WIN2_VIR2_3 0x00bc
66#define RK3288_WIN2_MST0 0x00c0
67#define RK3288_WIN2_DSP_INFO0 0x00c4
68#define RK3288_WIN2_DSP_ST0 0x00c8
69#define RK3288_WIN2_COLOR_KEY 0x00cc
70#define RK3288_WIN2_MST1 0x00d0
71#define RK3288_WIN2_DSP_INFO1 0x00d4
72#define RK3288_WIN2_DSP_ST1 0x00d8
73#define RK3288_WIN2_SRC_ALPHA_CTRL 0x00dc
74#define RK3288_WIN2_MST2 0x00e0
75#define RK3288_WIN2_DSP_INFO2 0x00e4
76#define RK3288_WIN2_DSP_ST2 0x00e8
77#define RK3288_WIN2_DST_ALPHA_CTRL 0x00ec
78#define RK3288_WIN2_MST3 0x00f0
79#define RK3288_WIN2_DSP_INFO3 0x00f4
80#define RK3288_WIN2_DSP_ST3 0x00f8
81#define RK3288_WIN2_FADING_CTRL 0x00fc
82/* win3 register */
83#define RK3288_WIN3_CTRL0 0x0100
84#define RK3288_WIN3_CTRL1 0x0104
85#define RK3288_WIN3_VIR0_1 0x0108
86#define RK3288_WIN3_VIR2_3 0x010c
87#define RK3288_WIN3_MST0 0x0110
88#define RK3288_WIN3_DSP_INFO0 0x0114
89#define RK3288_WIN3_DSP_ST0 0x0118
90#define RK3288_WIN3_COLOR_KEY 0x011c
91#define RK3288_WIN3_MST1 0x0120
92#define RK3288_WIN3_DSP_INFO1 0x0124
93#define RK3288_WIN3_DSP_ST1 0x0128
94#define RK3288_WIN3_SRC_ALPHA_CTRL 0x012c
95#define RK3288_WIN3_MST2 0x0130
96#define RK3288_WIN3_DSP_INFO2 0x0134
97#define RK3288_WIN3_DSP_ST2 0x0138
98#define RK3288_WIN3_DST_ALPHA_CTRL 0x013c
99#define RK3288_WIN3_MST3 0x0140
100#define RK3288_WIN3_DSP_INFO3 0x0144
101#define RK3288_WIN3_DSP_ST3 0x0148
102#define RK3288_WIN3_FADING_CTRL 0x014c
103/* hwc register */
104#define RK3288_HWC_CTRL0 0x0150
105#define RK3288_HWC_CTRL1 0x0154
106#define RK3288_HWC_MST 0x0158
107#define RK3288_HWC_DSP_ST 0x015c
108#define RK3288_HWC_SRC_ALPHA_CTRL 0x0160
109#define RK3288_HWC_DST_ALPHA_CTRL 0x0164
110#define RK3288_HWC_FADING_CTRL 0x0168
111/* post process register */
112#define RK3288_POST_DSP_HACT_INFO 0x0170
113#define RK3288_POST_DSP_VACT_INFO 0x0174
114#define RK3288_POST_SCL_FACTOR_YRGB 0x0178
115#define RK3288_POST_SCL_CTRL 0x0180
116#define RK3288_POST_DSP_VACT_INFO_F1 0x0184
117#define RK3288_DSP_HTOTAL_HS_END 0x0188
118#define RK3288_DSP_HACT_ST_END 0x018c
119#define RK3288_DSP_VTOTAL_VS_END 0x0190
120#define RK3288_DSP_VACT_ST_END 0x0194
121#define RK3288_DSP_VS_ST_END_F1 0x0198
122#define RK3288_DSP_VACT_ST_END_F1 0x019c
123/* register definition end */
124
125/* rk3036 register definition */
126#define RK3036_SYS_CTRL 0x00
127#define RK3036_DSP_CTRL0 0x04
128#define RK3036_DSP_CTRL1 0x08
129#define RK3036_INT_STATUS 0x10
130#define RK3036_ALPHA_CTRL 0x14
131#define RK3036_WIN0_COLOR_KEY 0x18
132#define RK3036_WIN1_COLOR_KEY 0x1c
133#define RK3036_WIN0_YRGB_MST 0x20
134#define RK3036_WIN0_CBR_MST 0x24
135#define RK3036_WIN1_VIR 0x28
136#define RK3036_AXI_BUS_CTRL 0x2c
137#define RK3036_WIN0_VIR 0x30
138#define RK3036_WIN0_ACT_INFO 0x34
139#define RK3036_WIN0_DSP_INFO 0x38
140#define RK3036_WIN0_DSP_ST 0x3c
141#define RK3036_WIN0_SCL_FACTOR_YRGB 0x40
142#define RK3036_WIN0_SCL_FACTOR_CBR 0x44
143#define RK3036_WIN0_SCL_OFFSET 0x48
144#define RK3036_HWC_MST 0x58
145#define RK3036_HWC_DSP_ST 0x5c
146#define RK3036_DSP_HTOTAL_HS_END 0x6c
147#define RK3036_DSP_HACT_ST_END 0x70
148#define RK3036_DSP_VTOTAL_VS_END 0x74
149#define RK3036_DSP_VACT_ST_END 0x78
150#define RK3036_DSP_VS_ST_END_F1 0x7c
151#define RK3036_DSP_VACT_ST_END_F1 0x80
152#define RK3036_GATHER_TRANSFER 0x84
153#define RK3036_VERSION_INFO 0x94
154#define RK3036_REG_CFG_DONE 0x90
155#define RK3036_WIN1_MST 0xa0
156#define RK3036_WIN1_ACT_INFO 0xb4
157#define RK3036_WIN1_DSP_INFO 0xb8
158#define RK3036_WIN1_DSP_ST 0xbc
159#define RK3036_WIN1_SCL_FACTOR_YRGB 0xc0
160#define RK3036_WIN1_SCL_OFFSET 0xc8
161#define RK3036_BCSH_CTRL 0xd0
162#define RK3036_BCSH_COLOR_BAR 0xd4
163#define RK3036_BCSH_BCS 0xd8
164#define RK3036_BCSH_H 0xdc
165#define RK3036_WIN1_LUT_ADDR 0x400
166#define RK3036_HWC_LUT_ADDR 0x800
167/* rk3036 register definition end */
168
169#endif /* _ROCKCHIP_VOP_REG_H */