Loading...
1/*
2 * Copyright 2007-8 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice shall be included in
13 * all copies or substantial portions of the Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
19 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
20 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
21 * OTHER DEALINGS IN THE SOFTWARE.
22 *
23 * Authors: Dave Airlie
24 * Alex Deucher
25 */
26#include <drm/drmP.h>
27#include <drm/drm_crtc_helper.h>
28#include <drm/drm_fb_helper.h>
29#include <drm/radeon_drm.h>
30#include <drm/drm_fixed.h>
31#include "radeon.h"
32#include "atom.h"
33#include "atom-bits.h"
34
35static void atombios_overscan_setup(struct drm_crtc *crtc,
36 struct drm_display_mode *mode,
37 struct drm_display_mode *adjusted_mode)
38{
39 struct drm_device *dev = crtc->dev;
40 struct radeon_device *rdev = dev->dev_private;
41 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
42 SET_CRTC_OVERSCAN_PS_ALLOCATION args;
43 int index = GetIndexIntoMasterTable(COMMAND, SetCRTC_OverScan);
44 int a1, a2;
45
46 memset(&args, 0, sizeof(args));
47
48 args.ucCRTC = radeon_crtc->crtc_id;
49
50 switch (radeon_crtc->rmx_type) {
51 case RMX_CENTER:
52 args.usOverscanTop = cpu_to_le16((adjusted_mode->crtc_vdisplay - mode->crtc_vdisplay) / 2);
53 args.usOverscanBottom = cpu_to_le16((adjusted_mode->crtc_vdisplay - mode->crtc_vdisplay) / 2);
54 args.usOverscanLeft = cpu_to_le16((adjusted_mode->crtc_hdisplay - mode->crtc_hdisplay) / 2);
55 args.usOverscanRight = cpu_to_le16((adjusted_mode->crtc_hdisplay - mode->crtc_hdisplay) / 2);
56 break;
57 case RMX_ASPECT:
58 a1 = mode->crtc_vdisplay * adjusted_mode->crtc_hdisplay;
59 a2 = adjusted_mode->crtc_vdisplay * mode->crtc_hdisplay;
60
61 if (a1 > a2) {
62 args.usOverscanLeft = cpu_to_le16((adjusted_mode->crtc_hdisplay - (a2 / mode->crtc_vdisplay)) / 2);
63 args.usOverscanRight = cpu_to_le16((adjusted_mode->crtc_hdisplay - (a2 / mode->crtc_vdisplay)) / 2);
64 } else if (a2 > a1) {
65 args.usOverscanTop = cpu_to_le16((adjusted_mode->crtc_vdisplay - (a1 / mode->crtc_hdisplay)) / 2);
66 args.usOverscanBottom = cpu_to_le16((adjusted_mode->crtc_vdisplay - (a1 / mode->crtc_hdisplay)) / 2);
67 }
68 break;
69 case RMX_FULL:
70 default:
71 args.usOverscanRight = cpu_to_le16(radeon_crtc->h_border);
72 args.usOverscanLeft = cpu_to_le16(radeon_crtc->h_border);
73 args.usOverscanBottom = cpu_to_le16(radeon_crtc->v_border);
74 args.usOverscanTop = cpu_to_le16(radeon_crtc->v_border);
75 break;
76 }
77 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
78}
79
80static void atombios_scaler_setup(struct drm_crtc *crtc)
81{
82 struct drm_device *dev = crtc->dev;
83 struct radeon_device *rdev = dev->dev_private;
84 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
85 ENABLE_SCALER_PS_ALLOCATION args;
86 int index = GetIndexIntoMasterTable(COMMAND, EnableScaler);
87 struct radeon_encoder *radeon_encoder =
88 to_radeon_encoder(radeon_crtc->encoder);
89 /* fixme - fill in enc_priv for atom dac */
90 enum radeon_tv_std tv_std = TV_STD_NTSC;
91 bool is_tv = false, is_cv = false;
92
93 if (!ASIC_IS_AVIVO(rdev) && radeon_crtc->crtc_id)
94 return;
95
96 if (radeon_encoder->active_device & ATOM_DEVICE_TV_SUPPORT) {
97 struct radeon_encoder_atom_dac *tv_dac = radeon_encoder->enc_priv;
98 tv_std = tv_dac->tv_std;
99 is_tv = true;
100 }
101
102 memset(&args, 0, sizeof(args));
103
104 args.ucScaler = radeon_crtc->crtc_id;
105
106 if (is_tv) {
107 switch (tv_std) {
108 case TV_STD_NTSC:
109 default:
110 args.ucTVStandard = ATOM_TV_NTSC;
111 break;
112 case TV_STD_PAL:
113 args.ucTVStandard = ATOM_TV_PAL;
114 break;
115 case TV_STD_PAL_M:
116 args.ucTVStandard = ATOM_TV_PALM;
117 break;
118 case TV_STD_PAL_60:
119 args.ucTVStandard = ATOM_TV_PAL60;
120 break;
121 case TV_STD_NTSC_J:
122 args.ucTVStandard = ATOM_TV_NTSCJ;
123 break;
124 case TV_STD_SCART_PAL:
125 args.ucTVStandard = ATOM_TV_PAL; /* ??? */
126 break;
127 case TV_STD_SECAM:
128 args.ucTVStandard = ATOM_TV_SECAM;
129 break;
130 case TV_STD_PAL_CN:
131 args.ucTVStandard = ATOM_TV_PALCN;
132 break;
133 }
134 args.ucEnable = SCALER_ENABLE_MULTITAP_MODE;
135 } else if (is_cv) {
136 args.ucTVStandard = ATOM_TV_CV;
137 args.ucEnable = SCALER_ENABLE_MULTITAP_MODE;
138 } else {
139 switch (radeon_crtc->rmx_type) {
140 case RMX_FULL:
141 args.ucEnable = ATOM_SCALER_EXPANSION;
142 break;
143 case RMX_CENTER:
144 args.ucEnable = ATOM_SCALER_CENTER;
145 break;
146 case RMX_ASPECT:
147 args.ucEnable = ATOM_SCALER_EXPANSION;
148 break;
149 default:
150 if (ASIC_IS_AVIVO(rdev))
151 args.ucEnable = ATOM_SCALER_DISABLE;
152 else
153 args.ucEnable = ATOM_SCALER_CENTER;
154 break;
155 }
156 }
157 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
158 if ((is_tv || is_cv)
159 && rdev->family >= CHIP_RV515 && rdev->family <= CHIP_R580) {
160 atom_rv515_force_tv_scaler(rdev, radeon_crtc);
161 }
162}
163
164static void atombios_lock_crtc(struct drm_crtc *crtc, int lock)
165{
166 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
167 struct drm_device *dev = crtc->dev;
168 struct radeon_device *rdev = dev->dev_private;
169 int index =
170 GetIndexIntoMasterTable(COMMAND, UpdateCRTC_DoubleBufferRegisters);
171 ENABLE_CRTC_PS_ALLOCATION args;
172
173 memset(&args, 0, sizeof(args));
174
175 args.ucCRTC = radeon_crtc->crtc_id;
176 args.ucEnable = lock;
177
178 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
179}
180
181static void atombios_enable_crtc(struct drm_crtc *crtc, int state)
182{
183 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
184 struct drm_device *dev = crtc->dev;
185 struct radeon_device *rdev = dev->dev_private;
186 int index = GetIndexIntoMasterTable(COMMAND, EnableCRTC);
187 ENABLE_CRTC_PS_ALLOCATION args;
188
189 memset(&args, 0, sizeof(args));
190
191 args.ucCRTC = radeon_crtc->crtc_id;
192 args.ucEnable = state;
193
194 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
195}
196
197static void atombios_enable_crtc_memreq(struct drm_crtc *crtc, int state)
198{
199 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
200 struct drm_device *dev = crtc->dev;
201 struct radeon_device *rdev = dev->dev_private;
202 int index = GetIndexIntoMasterTable(COMMAND, EnableCRTCMemReq);
203 ENABLE_CRTC_PS_ALLOCATION args;
204
205 memset(&args, 0, sizeof(args));
206
207 args.ucCRTC = radeon_crtc->crtc_id;
208 args.ucEnable = state;
209
210 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
211}
212
213static const u32 vga_control_regs[6] =
214{
215 AVIVO_D1VGA_CONTROL,
216 AVIVO_D2VGA_CONTROL,
217 EVERGREEN_D3VGA_CONTROL,
218 EVERGREEN_D4VGA_CONTROL,
219 EVERGREEN_D5VGA_CONTROL,
220 EVERGREEN_D6VGA_CONTROL,
221};
222
223static void atombios_blank_crtc(struct drm_crtc *crtc, int state)
224{
225 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
226 struct drm_device *dev = crtc->dev;
227 struct radeon_device *rdev = dev->dev_private;
228 int index = GetIndexIntoMasterTable(COMMAND, BlankCRTC);
229 BLANK_CRTC_PS_ALLOCATION args;
230 u32 vga_control = 0;
231
232 memset(&args, 0, sizeof(args));
233
234 if (ASIC_IS_DCE8(rdev)) {
235 vga_control = RREG32(vga_control_regs[radeon_crtc->crtc_id]);
236 WREG32(vga_control_regs[radeon_crtc->crtc_id], vga_control | 1);
237 }
238
239 args.ucCRTC = radeon_crtc->crtc_id;
240 args.ucBlanking = state;
241
242 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
243
244 if (ASIC_IS_DCE8(rdev)) {
245 WREG32(vga_control_regs[radeon_crtc->crtc_id], vga_control);
246 }
247}
248
249static void atombios_powergate_crtc(struct drm_crtc *crtc, int state)
250{
251 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
252 struct drm_device *dev = crtc->dev;
253 struct radeon_device *rdev = dev->dev_private;
254 int index = GetIndexIntoMasterTable(COMMAND, EnableDispPowerGating);
255 ENABLE_DISP_POWER_GATING_PARAMETERS_V2_1 args;
256
257 memset(&args, 0, sizeof(args));
258
259 args.ucDispPipeId = radeon_crtc->crtc_id;
260 args.ucEnable = state;
261
262 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
263}
264
265void atombios_crtc_dpms(struct drm_crtc *crtc, int mode)
266{
267 struct drm_device *dev = crtc->dev;
268 struct radeon_device *rdev = dev->dev_private;
269 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
270
271 switch (mode) {
272 case DRM_MODE_DPMS_ON:
273 radeon_crtc->enabled = true;
274 atombios_enable_crtc(crtc, ATOM_ENABLE);
275 if (ASIC_IS_DCE3(rdev) && !ASIC_IS_DCE6(rdev))
276 atombios_enable_crtc_memreq(crtc, ATOM_ENABLE);
277 atombios_blank_crtc(crtc, ATOM_DISABLE);
278 if (dev->num_crtcs > radeon_crtc->crtc_id)
279 drm_vblank_on(dev, radeon_crtc->crtc_id);
280 radeon_crtc_load_lut(crtc);
281 break;
282 case DRM_MODE_DPMS_STANDBY:
283 case DRM_MODE_DPMS_SUSPEND:
284 case DRM_MODE_DPMS_OFF:
285 if (dev->num_crtcs > radeon_crtc->crtc_id)
286 drm_vblank_off(dev, radeon_crtc->crtc_id);
287 if (radeon_crtc->enabled)
288 atombios_blank_crtc(crtc, ATOM_ENABLE);
289 if (ASIC_IS_DCE3(rdev) && !ASIC_IS_DCE6(rdev))
290 atombios_enable_crtc_memreq(crtc, ATOM_DISABLE);
291 atombios_enable_crtc(crtc, ATOM_DISABLE);
292 radeon_crtc->enabled = false;
293 break;
294 }
295 /* adjust pm to dpms */
296 radeon_pm_compute_clocks(rdev);
297}
298
299static void
300atombios_set_crtc_dtd_timing(struct drm_crtc *crtc,
301 struct drm_display_mode *mode)
302{
303 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
304 struct drm_device *dev = crtc->dev;
305 struct radeon_device *rdev = dev->dev_private;
306 SET_CRTC_USING_DTD_TIMING_PARAMETERS args;
307 int index = GetIndexIntoMasterTable(COMMAND, SetCRTC_UsingDTDTiming);
308 u16 misc = 0;
309
310 memset(&args, 0, sizeof(args));
311 args.usH_Size = cpu_to_le16(mode->crtc_hdisplay - (radeon_crtc->h_border * 2));
312 args.usH_Blanking_Time =
313 cpu_to_le16(mode->crtc_hblank_end - mode->crtc_hdisplay + (radeon_crtc->h_border * 2));
314 args.usV_Size = cpu_to_le16(mode->crtc_vdisplay - (radeon_crtc->v_border * 2));
315 args.usV_Blanking_Time =
316 cpu_to_le16(mode->crtc_vblank_end - mode->crtc_vdisplay + (radeon_crtc->v_border * 2));
317 args.usH_SyncOffset =
318 cpu_to_le16(mode->crtc_hsync_start - mode->crtc_hdisplay + radeon_crtc->h_border);
319 args.usH_SyncWidth =
320 cpu_to_le16(mode->crtc_hsync_end - mode->crtc_hsync_start);
321 args.usV_SyncOffset =
322 cpu_to_le16(mode->crtc_vsync_start - mode->crtc_vdisplay + radeon_crtc->v_border);
323 args.usV_SyncWidth =
324 cpu_to_le16(mode->crtc_vsync_end - mode->crtc_vsync_start);
325 args.ucH_Border = radeon_crtc->h_border;
326 args.ucV_Border = radeon_crtc->v_border;
327
328 if (mode->flags & DRM_MODE_FLAG_NVSYNC)
329 misc |= ATOM_VSYNC_POLARITY;
330 if (mode->flags & DRM_MODE_FLAG_NHSYNC)
331 misc |= ATOM_HSYNC_POLARITY;
332 if (mode->flags & DRM_MODE_FLAG_CSYNC)
333 misc |= ATOM_COMPOSITESYNC;
334 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
335 misc |= ATOM_INTERLACE;
336 if (mode->flags & DRM_MODE_FLAG_DBLCLK)
337 misc |= ATOM_DOUBLE_CLOCK_MODE;
338 if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
339 misc |= ATOM_H_REPLICATIONBY2 | ATOM_V_REPLICATIONBY2;
340
341 args.susModeMiscInfo.usAccess = cpu_to_le16(misc);
342 args.ucCRTC = radeon_crtc->crtc_id;
343
344 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
345}
346
347static void atombios_crtc_set_timing(struct drm_crtc *crtc,
348 struct drm_display_mode *mode)
349{
350 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
351 struct drm_device *dev = crtc->dev;
352 struct radeon_device *rdev = dev->dev_private;
353 SET_CRTC_TIMING_PARAMETERS_PS_ALLOCATION args;
354 int index = GetIndexIntoMasterTable(COMMAND, SetCRTC_Timing);
355 u16 misc = 0;
356
357 memset(&args, 0, sizeof(args));
358 args.usH_Total = cpu_to_le16(mode->crtc_htotal);
359 args.usH_Disp = cpu_to_le16(mode->crtc_hdisplay);
360 args.usH_SyncStart = cpu_to_le16(mode->crtc_hsync_start);
361 args.usH_SyncWidth =
362 cpu_to_le16(mode->crtc_hsync_end - mode->crtc_hsync_start);
363 args.usV_Total = cpu_to_le16(mode->crtc_vtotal);
364 args.usV_Disp = cpu_to_le16(mode->crtc_vdisplay);
365 args.usV_SyncStart = cpu_to_le16(mode->crtc_vsync_start);
366 args.usV_SyncWidth =
367 cpu_to_le16(mode->crtc_vsync_end - mode->crtc_vsync_start);
368
369 args.ucOverscanRight = radeon_crtc->h_border;
370 args.ucOverscanLeft = radeon_crtc->h_border;
371 args.ucOverscanBottom = radeon_crtc->v_border;
372 args.ucOverscanTop = radeon_crtc->v_border;
373
374 if (mode->flags & DRM_MODE_FLAG_NVSYNC)
375 misc |= ATOM_VSYNC_POLARITY;
376 if (mode->flags & DRM_MODE_FLAG_NHSYNC)
377 misc |= ATOM_HSYNC_POLARITY;
378 if (mode->flags & DRM_MODE_FLAG_CSYNC)
379 misc |= ATOM_COMPOSITESYNC;
380 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
381 misc |= ATOM_INTERLACE;
382 if (mode->flags & DRM_MODE_FLAG_DBLCLK)
383 misc |= ATOM_DOUBLE_CLOCK_MODE;
384 if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
385 misc |= ATOM_H_REPLICATIONBY2 | ATOM_V_REPLICATIONBY2;
386
387 args.susModeMiscInfo.usAccess = cpu_to_le16(misc);
388 args.ucCRTC = radeon_crtc->crtc_id;
389
390 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
391}
392
393static void atombios_disable_ss(struct radeon_device *rdev, int pll_id)
394{
395 u32 ss_cntl;
396
397 if (ASIC_IS_DCE4(rdev)) {
398 switch (pll_id) {
399 case ATOM_PPLL1:
400 ss_cntl = RREG32(EVERGREEN_P1PLL_SS_CNTL);
401 ss_cntl &= ~EVERGREEN_PxPLL_SS_EN;
402 WREG32(EVERGREEN_P1PLL_SS_CNTL, ss_cntl);
403 break;
404 case ATOM_PPLL2:
405 ss_cntl = RREG32(EVERGREEN_P2PLL_SS_CNTL);
406 ss_cntl &= ~EVERGREEN_PxPLL_SS_EN;
407 WREG32(EVERGREEN_P2PLL_SS_CNTL, ss_cntl);
408 break;
409 case ATOM_DCPLL:
410 case ATOM_PPLL_INVALID:
411 return;
412 }
413 } else if (ASIC_IS_AVIVO(rdev)) {
414 switch (pll_id) {
415 case ATOM_PPLL1:
416 ss_cntl = RREG32(AVIVO_P1PLL_INT_SS_CNTL);
417 ss_cntl &= ~1;
418 WREG32(AVIVO_P1PLL_INT_SS_CNTL, ss_cntl);
419 break;
420 case ATOM_PPLL2:
421 ss_cntl = RREG32(AVIVO_P2PLL_INT_SS_CNTL);
422 ss_cntl &= ~1;
423 WREG32(AVIVO_P2PLL_INT_SS_CNTL, ss_cntl);
424 break;
425 case ATOM_DCPLL:
426 case ATOM_PPLL_INVALID:
427 return;
428 }
429 }
430}
431
432
433union atom_enable_ss {
434 ENABLE_LVDS_SS_PARAMETERS lvds_ss;
435 ENABLE_LVDS_SS_PARAMETERS_V2 lvds_ss_2;
436 ENABLE_SPREAD_SPECTRUM_ON_PPLL_PS_ALLOCATION v1;
437 ENABLE_SPREAD_SPECTRUM_ON_PPLL_V2 v2;
438 ENABLE_SPREAD_SPECTRUM_ON_PPLL_V3 v3;
439};
440
441static void atombios_crtc_program_ss(struct radeon_device *rdev,
442 int enable,
443 int pll_id,
444 int crtc_id,
445 struct radeon_atom_ss *ss)
446{
447 unsigned i;
448 int index = GetIndexIntoMasterTable(COMMAND, EnableSpreadSpectrumOnPPLL);
449 union atom_enable_ss args;
450
451 if (enable) {
452 /* Don't mess with SS if percentage is 0 or external ss.
453 * SS is already disabled previously, and disabling it
454 * again can cause display problems if the pll is already
455 * programmed.
456 */
457 if (ss->percentage == 0)
458 return;
459 if (ss->type & ATOM_EXTERNAL_SS_MASK)
460 return;
461 } else {
462 for (i = 0; i < rdev->num_crtc; i++) {
463 if (rdev->mode_info.crtcs[i] &&
464 rdev->mode_info.crtcs[i]->enabled &&
465 i != crtc_id &&
466 pll_id == rdev->mode_info.crtcs[i]->pll_id) {
467 /* one other crtc is using this pll don't turn
468 * off spread spectrum as it might turn off
469 * display on active crtc
470 */
471 return;
472 }
473 }
474 }
475
476 memset(&args, 0, sizeof(args));
477
478 if (ASIC_IS_DCE5(rdev)) {
479 args.v3.usSpreadSpectrumAmountFrac = cpu_to_le16(0);
480 args.v3.ucSpreadSpectrumType = ss->type & ATOM_SS_CENTRE_SPREAD_MODE_MASK;
481 switch (pll_id) {
482 case ATOM_PPLL1:
483 args.v3.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V3_P1PLL;
484 break;
485 case ATOM_PPLL2:
486 args.v3.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V3_P2PLL;
487 break;
488 case ATOM_DCPLL:
489 args.v3.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V3_DCPLL;
490 break;
491 case ATOM_PPLL_INVALID:
492 return;
493 }
494 args.v3.usSpreadSpectrumAmount = cpu_to_le16(ss->amount);
495 args.v3.usSpreadSpectrumStep = cpu_to_le16(ss->step);
496 args.v3.ucEnable = enable;
497 } else if (ASIC_IS_DCE4(rdev)) {
498 args.v2.usSpreadSpectrumPercentage = cpu_to_le16(ss->percentage);
499 args.v2.ucSpreadSpectrumType = ss->type & ATOM_SS_CENTRE_SPREAD_MODE_MASK;
500 switch (pll_id) {
501 case ATOM_PPLL1:
502 args.v2.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V2_P1PLL;
503 break;
504 case ATOM_PPLL2:
505 args.v2.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V2_P2PLL;
506 break;
507 case ATOM_DCPLL:
508 args.v2.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V2_DCPLL;
509 break;
510 case ATOM_PPLL_INVALID:
511 return;
512 }
513 args.v2.usSpreadSpectrumAmount = cpu_to_le16(ss->amount);
514 args.v2.usSpreadSpectrumStep = cpu_to_le16(ss->step);
515 args.v2.ucEnable = enable;
516 } else if (ASIC_IS_DCE3(rdev)) {
517 args.v1.usSpreadSpectrumPercentage = cpu_to_le16(ss->percentage);
518 args.v1.ucSpreadSpectrumType = ss->type & ATOM_SS_CENTRE_SPREAD_MODE_MASK;
519 args.v1.ucSpreadSpectrumStep = ss->step;
520 args.v1.ucSpreadSpectrumDelay = ss->delay;
521 args.v1.ucSpreadSpectrumRange = ss->range;
522 args.v1.ucPpll = pll_id;
523 args.v1.ucEnable = enable;
524 } else if (ASIC_IS_AVIVO(rdev)) {
525 if ((enable == ATOM_DISABLE) || (ss->percentage == 0) ||
526 (ss->type & ATOM_EXTERNAL_SS_MASK)) {
527 atombios_disable_ss(rdev, pll_id);
528 return;
529 }
530 args.lvds_ss_2.usSpreadSpectrumPercentage = cpu_to_le16(ss->percentage);
531 args.lvds_ss_2.ucSpreadSpectrumType = ss->type & ATOM_SS_CENTRE_SPREAD_MODE_MASK;
532 args.lvds_ss_2.ucSpreadSpectrumStep = ss->step;
533 args.lvds_ss_2.ucSpreadSpectrumDelay = ss->delay;
534 args.lvds_ss_2.ucSpreadSpectrumRange = ss->range;
535 args.lvds_ss_2.ucEnable = enable;
536 } else {
537 if (enable == ATOM_DISABLE) {
538 atombios_disable_ss(rdev, pll_id);
539 return;
540 }
541 args.lvds_ss.usSpreadSpectrumPercentage = cpu_to_le16(ss->percentage);
542 args.lvds_ss.ucSpreadSpectrumType = ss->type & ATOM_SS_CENTRE_SPREAD_MODE_MASK;
543 args.lvds_ss.ucSpreadSpectrumStepSize_Delay = (ss->step & 3) << 2;
544 args.lvds_ss.ucSpreadSpectrumStepSize_Delay |= (ss->delay & 7) << 4;
545 args.lvds_ss.ucEnable = enable;
546 }
547 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
548}
549
550union adjust_pixel_clock {
551 ADJUST_DISPLAY_PLL_PS_ALLOCATION v1;
552 ADJUST_DISPLAY_PLL_PS_ALLOCATION_V3 v3;
553};
554
555static u32 atombios_adjust_pll(struct drm_crtc *crtc,
556 struct drm_display_mode *mode)
557{
558 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
559 struct drm_device *dev = crtc->dev;
560 struct radeon_device *rdev = dev->dev_private;
561 struct drm_encoder *encoder = radeon_crtc->encoder;
562 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
563 struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);
564 u32 adjusted_clock = mode->clock;
565 int encoder_mode = atombios_get_encoder_mode(encoder);
566 u32 dp_clock = mode->clock;
567 u32 clock = mode->clock;
568 int bpc = radeon_crtc->bpc;
569 bool is_duallink = radeon_dig_monitor_is_duallink(encoder, mode->clock);
570
571 /* reset the pll flags */
572 radeon_crtc->pll_flags = 0;
573
574 if (ASIC_IS_AVIVO(rdev)) {
575 if ((rdev->family == CHIP_RS600) ||
576 (rdev->family == CHIP_RS690) ||
577 (rdev->family == CHIP_RS740))
578 radeon_crtc->pll_flags |= (/*RADEON_PLL_USE_FRAC_FB_DIV |*/
579 RADEON_PLL_PREFER_CLOSEST_LOWER);
580
581 if (ASIC_IS_DCE32(rdev) && mode->clock > 200000) /* range limits??? */
582 radeon_crtc->pll_flags |= RADEON_PLL_PREFER_HIGH_FB_DIV;
583 else
584 radeon_crtc->pll_flags |= RADEON_PLL_PREFER_LOW_REF_DIV;
585
586 if (rdev->family < CHIP_RV770)
587 radeon_crtc->pll_flags |= RADEON_PLL_PREFER_MINM_OVER_MAXP;
588 /* use frac fb div on APUs */
589 if (ASIC_IS_DCE41(rdev) || ASIC_IS_DCE61(rdev) || ASIC_IS_DCE8(rdev))
590 radeon_crtc->pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;
591 /* use frac fb div on RS780/RS880 */
592 if ((rdev->family == CHIP_RS780) || (rdev->family == CHIP_RS880))
593 radeon_crtc->pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;
594 if (ASIC_IS_DCE32(rdev) && mode->clock > 165000)
595 radeon_crtc->pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;
596 } else {
597 radeon_crtc->pll_flags |= RADEON_PLL_LEGACY;
598
599 if (mode->clock > 200000) /* range limits??? */
600 radeon_crtc->pll_flags |= RADEON_PLL_PREFER_HIGH_FB_DIV;
601 else
602 radeon_crtc->pll_flags |= RADEON_PLL_PREFER_LOW_REF_DIV;
603 }
604
605 if ((radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT | ATOM_DEVICE_DFP_SUPPORT)) ||
606 (radeon_encoder_get_dp_bridge_encoder_id(encoder) != ENCODER_OBJECT_ID_NONE)) {
607 if (connector) {
608 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
609 struct radeon_connector_atom_dig *dig_connector =
610 radeon_connector->con_priv;
611
612 dp_clock = dig_connector->dp_clock;
613 }
614 }
615
616 if (radeon_encoder->is_mst_encoder) {
617 struct radeon_encoder_mst *mst_enc = radeon_encoder->enc_priv;
618 struct radeon_connector_atom_dig *dig_connector = mst_enc->connector->con_priv;
619
620 dp_clock = dig_connector->dp_clock;
621 }
622
623 /* use recommended ref_div for ss */
624 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
625 if (radeon_crtc->ss_enabled) {
626 if (radeon_crtc->ss.refdiv) {
627 radeon_crtc->pll_flags |= RADEON_PLL_USE_REF_DIV;
628 radeon_crtc->pll_reference_div = radeon_crtc->ss.refdiv;
629 if (ASIC_IS_AVIVO(rdev))
630 radeon_crtc->pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;
631 }
632 }
633 }
634
635 if (ASIC_IS_AVIVO(rdev)) {
636 /* DVO wants 2x pixel clock if the DVO chip is in 12 bit mode */
637 if (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1)
638 adjusted_clock = mode->clock * 2;
639 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
640 radeon_crtc->pll_flags |= RADEON_PLL_PREFER_CLOSEST_LOWER;
641 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
642 radeon_crtc->pll_flags |= RADEON_PLL_IS_LCD;
643 } else {
644 if (encoder->encoder_type != DRM_MODE_ENCODER_DAC)
645 radeon_crtc->pll_flags |= RADEON_PLL_NO_ODD_POST_DIV;
646 if (encoder->encoder_type == DRM_MODE_ENCODER_LVDS)
647 radeon_crtc->pll_flags |= RADEON_PLL_USE_REF_DIV;
648 }
649
650 /* adjust pll for deep color modes */
651 if (encoder_mode == ATOM_ENCODER_MODE_HDMI) {
652 switch (bpc) {
653 case 8:
654 default:
655 break;
656 case 10:
657 clock = (clock * 5) / 4;
658 break;
659 case 12:
660 clock = (clock * 3) / 2;
661 break;
662 case 16:
663 clock = clock * 2;
664 break;
665 }
666 }
667
668 /* DCE3+ has an AdjustDisplayPll that will adjust the pixel clock
669 * accordingly based on the encoder/transmitter to work around
670 * special hw requirements.
671 */
672 if (ASIC_IS_DCE3(rdev)) {
673 union adjust_pixel_clock args;
674 u8 frev, crev;
675 int index;
676
677 index = GetIndexIntoMasterTable(COMMAND, AdjustDisplayPll);
678 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev,
679 &crev))
680 return adjusted_clock;
681
682 memset(&args, 0, sizeof(args));
683
684 switch (frev) {
685 case 1:
686 switch (crev) {
687 case 1:
688 case 2:
689 args.v1.usPixelClock = cpu_to_le16(clock / 10);
690 args.v1.ucTransmitterID = radeon_encoder->encoder_id;
691 args.v1.ucEncodeMode = encoder_mode;
692 if (radeon_crtc->ss_enabled && radeon_crtc->ss.percentage)
693 args.v1.ucConfig |=
694 ADJUST_DISPLAY_CONFIG_SS_ENABLE;
695
696 atom_execute_table(rdev->mode_info.atom_context,
697 index, (uint32_t *)&args);
698 adjusted_clock = le16_to_cpu(args.v1.usPixelClock) * 10;
699 break;
700 case 3:
701 args.v3.sInput.usPixelClock = cpu_to_le16(clock / 10);
702 args.v3.sInput.ucTransmitterID = radeon_encoder->encoder_id;
703 args.v3.sInput.ucEncodeMode = encoder_mode;
704 args.v3.sInput.ucDispPllConfig = 0;
705 if (radeon_crtc->ss_enabled && radeon_crtc->ss.percentage)
706 args.v3.sInput.ucDispPllConfig |=
707 DISPPLL_CONFIG_SS_ENABLE;
708 if (ENCODER_MODE_IS_DP(encoder_mode)) {
709 args.v3.sInput.ucDispPllConfig |=
710 DISPPLL_CONFIG_COHERENT_MODE;
711 /* 16200 or 27000 */
712 args.v3.sInput.usPixelClock = cpu_to_le16(dp_clock / 10);
713 } else if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) {
714 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
715 if (dig->coherent_mode)
716 args.v3.sInput.ucDispPllConfig |=
717 DISPPLL_CONFIG_COHERENT_MODE;
718 if (is_duallink)
719 args.v3.sInput.ucDispPllConfig |=
720 DISPPLL_CONFIG_DUAL_LINK;
721 }
722 if (radeon_encoder_get_dp_bridge_encoder_id(encoder) !=
723 ENCODER_OBJECT_ID_NONE)
724 args.v3.sInput.ucExtTransmitterID =
725 radeon_encoder_get_dp_bridge_encoder_id(encoder);
726 else
727 args.v3.sInput.ucExtTransmitterID = 0;
728
729 atom_execute_table(rdev->mode_info.atom_context,
730 index, (uint32_t *)&args);
731 adjusted_clock = le32_to_cpu(args.v3.sOutput.ulDispPllFreq) * 10;
732 if (args.v3.sOutput.ucRefDiv) {
733 radeon_crtc->pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;
734 radeon_crtc->pll_flags |= RADEON_PLL_USE_REF_DIV;
735 radeon_crtc->pll_reference_div = args.v3.sOutput.ucRefDiv;
736 }
737 if (args.v3.sOutput.ucPostDiv) {
738 radeon_crtc->pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;
739 radeon_crtc->pll_flags |= RADEON_PLL_USE_POST_DIV;
740 radeon_crtc->pll_post_div = args.v3.sOutput.ucPostDiv;
741 }
742 break;
743 default:
744 DRM_ERROR("Unknown table version %d %d\n", frev, crev);
745 return adjusted_clock;
746 }
747 break;
748 default:
749 DRM_ERROR("Unknown table version %d %d\n", frev, crev);
750 return adjusted_clock;
751 }
752 }
753 return adjusted_clock;
754}
755
756union set_pixel_clock {
757 SET_PIXEL_CLOCK_PS_ALLOCATION base;
758 PIXEL_CLOCK_PARAMETERS v1;
759 PIXEL_CLOCK_PARAMETERS_V2 v2;
760 PIXEL_CLOCK_PARAMETERS_V3 v3;
761 PIXEL_CLOCK_PARAMETERS_V5 v5;
762 PIXEL_CLOCK_PARAMETERS_V6 v6;
763};
764
765/* on DCE5, make sure the voltage is high enough to support the
766 * required disp clk.
767 */
768static void atombios_crtc_set_disp_eng_pll(struct radeon_device *rdev,
769 u32 dispclk)
770{
771 u8 frev, crev;
772 int index;
773 union set_pixel_clock args;
774
775 memset(&args, 0, sizeof(args));
776
777 index = GetIndexIntoMasterTable(COMMAND, SetPixelClock);
778 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev,
779 &crev))
780 return;
781
782 switch (frev) {
783 case 1:
784 switch (crev) {
785 case 5:
786 /* if the default dcpll clock is specified,
787 * SetPixelClock provides the dividers
788 */
789 args.v5.ucCRTC = ATOM_CRTC_INVALID;
790 args.v5.usPixelClock = cpu_to_le16(dispclk);
791 args.v5.ucPpll = ATOM_DCPLL;
792 break;
793 case 6:
794 /* if the default dcpll clock is specified,
795 * SetPixelClock provides the dividers
796 */
797 args.v6.ulDispEngClkFreq = cpu_to_le32(dispclk);
798 if (ASIC_IS_DCE61(rdev) || ASIC_IS_DCE8(rdev))
799 args.v6.ucPpll = ATOM_EXT_PLL1;
800 else if (ASIC_IS_DCE6(rdev))
801 args.v6.ucPpll = ATOM_PPLL0;
802 else
803 args.v6.ucPpll = ATOM_DCPLL;
804 break;
805 default:
806 DRM_ERROR("Unknown table version %d %d\n", frev, crev);
807 return;
808 }
809 break;
810 default:
811 DRM_ERROR("Unknown table version %d %d\n", frev, crev);
812 return;
813 }
814 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
815}
816
817static void atombios_crtc_program_pll(struct drm_crtc *crtc,
818 u32 crtc_id,
819 int pll_id,
820 u32 encoder_mode,
821 u32 encoder_id,
822 u32 clock,
823 u32 ref_div,
824 u32 fb_div,
825 u32 frac_fb_div,
826 u32 post_div,
827 int bpc,
828 bool ss_enabled,
829 struct radeon_atom_ss *ss)
830{
831 struct drm_device *dev = crtc->dev;
832 struct radeon_device *rdev = dev->dev_private;
833 u8 frev, crev;
834 int index = GetIndexIntoMasterTable(COMMAND, SetPixelClock);
835 union set_pixel_clock args;
836
837 memset(&args, 0, sizeof(args));
838
839 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev,
840 &crev))
841 return;
842
843 switch (frev) {
844 case 1:
845 switch (crev) {
846 case 1:
847 if (clock == ATOM_DISABLE)
848 return;
849 args.v1.usPixelClock = cpu_to_le16(clock / 10);
850 args.v1.usRefDiv = cpu_to_le16(ref_div);
851 args.v1.usFbDiv = cpu_to_le16(fb_div);
852 args.v1.ucFracFbDiv = frac_fb_div;
853 args.v1.ucPostDiv = post_div;
854 args.v1.ucPpll = pll_id;
855 args.v1.ucCRTC = crtc_id;
856 args.v1.ucRefDivSrc = 1;
857 break;
858 case 2:
859 args.v2.usPixelClock = cpu_to_le16(clock / 10);
860 args.v2.usRefDiv = cpu_to_le16(ref_div);
861 args.v2.usFbDiv = cpu_to_le16(fb_div);
862 args.v2.ucFracFbDiv = frac_fb_div;
863 args.v2.ucPostDiv = post_div;
864 args.v2.ucPpll = pll_id;
865 args.v2.ucCRTC = crtc_id;
866 args.v2.ucRefDivSrc = 1;
867 break;
868 case 3:
869 args.v3.usPixelClock = cpu_to_le16(clock / 10);
870 args.v3.usRefDiv = cpu_to_le16(ref_div);
871 args.v3.usFbDiv = cpu_to_le16(fb_div);
872 args.v3.ucFracFbDiv = frac_fb_div;
873 args.v3.ucPostDiv = post_div;
874 args.v3.ucPpll = pll_id;
875 if (crtc_id == ATOM_CRTC2)
876 args.v3.ucMiscInfo = PIXEL_CLOCK_MISC_CRTC_SEL_CRTC2;
877 else
878 args.v3.ucMiscInfo = PIXEL_CLOCK_MISC_CRTC_SEL_CRTC1;
879 if (ss_enabled && (ss->type & ATOM_EXTERNAL_SS_MASK))
880 args.v3.ucMiscInfo |= PIXEL_CLOCK_MISC_REF_DIV_SRC;
881 args.v3.ucTransmitterId = encoder_id;
882 args.v3.ucEncoderMode = encoder_mode;
883 break;
884 case 5:
885 args.v5.ucCRTC = crtc_id;
886 args.v5.usPixelClock = cpu_to_le16(clock / 10);
887 args.v5.ucRefDiv = ref_div;
888 args.v5.usFbDiv = cpu_to_le16(fb_div);
889 args.v5.ulFbDivDecFrac = cpu_to_le32(frac_fb_div * 100000);
890 args.v5.ucPostDiv = post_div;
891 args.v5.ucMiscInfo = 0; /* HDMI depth, etc. */
892 if (ss_enabled && (ss->type & ATOM_EXTERNAL_SS_MASK))
893 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_REF_DIV_SRC;
894 if (encoder_mode == ATOM_ENCODER_MODE_HDMI) {
895 switch (bpc) {
896 case 8:
897 default:
898 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_24BPP;
899 break;
900 case 10:
901 /* yes this is correct, the atom define is wrong */
902 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_32BPP;
903 break;
904 case 12:
905 /* yes this is correct, the atom define is wrong */
906 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_30BPP;
907 break;
908 }
909 }
910 args.v5.ucTransmitterID = encoder_id;
911 args.v5.ucEncoderMode = encoder_mode;
912 args.v5.ucPpll = pll_id;
913 break;
914 case 6:
915 args.v6.ulDispEngClkFreq = cpu_to_le32(crtc_id << 24 | clock / 10);
916 args.v6.ucRefDiv = ref_div;
917 args.v6.usFbDiv = cpu_to_le16(fb_div);
918 args.v6.ulFbDivDecFrac = cpu_to_le32(frac_fb_div * 100000);
919 args.v6.ucPostDiv = post_div;
920 args.v6.ucMiscInfo = 0; /* HDMI depth, etc. */
921 if (ss_enabled && (ss->type & ATOM_EXTERNAL_SS_MASK))
922 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_REF_DIV_SRC;
923 if (encoder_mode == ATOM_ENCODER_MODE_HDMI) {
924 switch (bpc) {
925 case 8:
926 default:
927 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_24BPP;
928 break;
929 case 10:
930 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_30BPP_V6;
931 break;
932 case 12:
933 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_36BPP_V6;
934 break;
935 case 16:
936 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_48BPP;
937 break;
938 }
939 }
940 args.v6.ucTransmitterID = encoder_id;
941 args.v6.ucEncoderMode = encoder_mode;
942 args.v6.ucPpll = pll_id;
943 break;
944 default:
945 DRM_ERROR("Unknown table version %d %d\n", frev, crev);
946 return;
947 }
948 break;
949 default:
950 DRM_ERROR("Unknown table version %d %d\n", frev, crev);
951 return;
952 }
953
954 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
955}
956
957static bool atombios_crtc_prepare_pll(struct drm_crtc *crtc, struct drm_display_mode *mode)
958{
959 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
960 struct drm_device *dev = crtc->dev;
961 struct radeon_device *rdev = dev->dev_private;
962 struct radeon_encoder *radeon_encoder =
963 to_radeon_encoder(radeon_crtc->encoder);
964 int encoder_mode = atombios_get_encoder_mode(radeon_crtc->encoder);
965
966 radeon_crtc->bpc = 8;
967 radeon_crtc->ss_enabled = false;
968
969 if (radeon_encoder->is_mst_encoder) {
970 radeon_dp_mst_prepare_pll(crtc, mode);
971 } else if ((radeon_encoder->active_device & (ATOM_DEVICE_LCD_SUPPORT | ATOM_DEVICE_DFP_SUPPORT)) ||
972 (radeon_encoder_get_dp_bridge_encoder_id(radeon_crtc->encoder) != ENCODER_OBJECT_ID_NONE)) {
973 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
974 struct drm_connector *connector =
975 radeon_get_connector_for_encoder(radeon_crtc->encoder);
976 struct radeon_connector *radeon_connector =
977 to_radeon_connector(connector);
978 struct radeon_connector_atom_dig *dig_connector =
979 radeon_connector->con_priv;
980 int dp_clock;
981
982 /* Assign mode clock for hdmi deep color max clock limit check */
983 radeon_connector->pixelclock_for_modeset = mode->clock;
984 radeon_crtc->bpc = radeon_get_monitor_bpc(connector);
985
986 switch (encoder_mode) {
987 case ATOM_ENCODER_MODE_DP_MST:
988 case ATOM_ENCODER_MODE_DP:
989 /* DP/eDP */
990 dp_clock = dig_connector->dp_clock / 10;
991 if (ASIC_IS_DCE4(rdev))
992 radeon_crtc->ss_enabled =
993 radeon_atombios_get_asic_ss_info(rdev, &radeon_crtc->ss,
994 ASIC_INTERNAL_SS_ON_DP,
995 dp_clock);
996 else {
997 if (dp_clock == 16200) {
998 radeon_crtc->ss_enabled =
999 radeon_atombios_get_ppll_ss_info(rdev,
1000 &radeon_crtc->ss,
1001 ATOM_DP_SS_ID2);
1002 if (!radeon_crtc->ss_enabled)
1003 radeon_crtc->ss_enabled =
1004 radeon_atombios_get_ppll_ss_info(rdev,
1005 &radeon_crtc->ss,
1006 ATOM_DP_SS_ID1);
1007 } else {
1008 radeon_crtc->ss_enabled =
1009 radeon_atombios_get_ppll_ss_info(rdev,
1010 &radeon_crtc->ss,
1011 ATOM_DP_SS_ID1);
1012 }
1013 /* disable spread spectrum on DCE3 DP */
1014 radeon_crtc->ss_enabled = false;
1015 }
1016 break;
1017 case ATOM_ENCODER_MODE_LVDS:
1018 if (ASIC_IS_DCE4(rdev))
1019 radeon_crtc->ss_enabled =
1020 radeon_atombios_get_asic_ss_info(rdev,
1021 &radeon_crtc->ss,
1022 dig->lcd_ss_id,
1023 mode->clock / 10);
1024 else
1025 radeon_crtc->ss_enabled =
1026 radeon_atombios_get_ppll_ss_info(rdev,
1027 &radeon_crtc->ss,
1028 dig->lcd_ss_id);
1029 break;
1030 case ATOM_ENCODER_MODE_DVI:
1031 if (ASIC_IS_DCE4(rdev))
1032 radeon_crtc->ss_enabled =
1033 radeon_atombios_get_asic_ss_info(rdev,
1034 &radeon_crtc->ss,
1035 ASIC_INTERNAL_SS_ON_TMDS,
1036 mode->clock / 10);
1037 break;
1038 case ATOM_ENCODER_MODE_HDMI:
1039 if (ASIC_IS_DCE4(rdev))
1040 radeon_crtc->ss_enabled =
1041 radeon_atombios_get_asic_ss_info(rdev,
1042 &radeon_crtc->ss,
1043 ASIC_INTERNAL_SS_ON_HDMI,
1044 mode->clock / 10);
1045 break;
1046 default:
1047 break;
1048 }
1049 }
1050
1051 /* adjust pixel clock as needed */
1052 radeon_crtc->adjusted_clock = atombios_adjust_pll(crtc, mode);
1053
1054 return true;
1055}
1056
1057static void atombios_crtc_set_pll(struct drm_crtc *crtc, struct drm_display_mode *mode)
1058{
1059 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1060 struct drm_device *dev = crtc->dev;
1061 struct radeon_device *rdev = dev->dev_private;
1062 struct radeon_encoder *radeon_encoder =
1063 to_radeon_encoder(radeon_crtc->encoder);
1064 u32 pll_clock = mode->clock;
1065 u32 clock = mode->clock;
1066 u32 ref_div = 0, fb_div = 0, frac_fb_div = 0, post_div = 0;
1067 struct radeon_pll *pll;
1068 int encoder_mode = atombios_get_encoder_mode(radeon_crtc->encoder);
1069
1070 /* pass the actual clock to atombios_crtc_program_pll for DCE5,6 for HDMI */
1071 if (ASIC_IS_DCE5(rdev) &&
1072 (encoder_mode == ATOM_ENCODER_MODE_HDMI) &&
1073 (radeon_crtc->bpc > 8))
1074 clock = radeon_crtc->adjusted_clock;
1075
1076 switch (radeon_crtc->pll_id) {
1077 case ATOM_PPLL1:
1078 pll = &rdev->clock.p1pll;
1079 break;
1080 case ATOM_PPLL2:
1081 pll = &rdev->clock.p2pll;
1082 break;
1083 case ATOM_DCPLL:
1084 case ATOM_PPLL_INVALID:
1085 default:
1086 pll = &rdev->clock.dcpll;
1087 break;
1088 }
1089
1090 /* update pll params */
1091 pll->flags = radeon_crtc->pll_flags;
1092 pll->reference_div = radeon_crtc->pll_reference_div;
1093 pll->post_div = radeon_crtc->pll_post_div;
1094
1095 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
1096 /* TV seems to prefer the legacy algo on some boards */
1097 radeon_compute_pll_legacy(pll, radeon_crtc->adjusted_clock, &pll_clock,
1098 &fb_div, &frac_fb_div, &ref_div, &post_div);
1099 else if (ASIC_IS_AVIVO(rdev))
1100 radeon_compute_pll_avivo(pll, radeon_crtc->adjusted_clock, &pll_clock,
1101 &fb_div, &frac_fb_div, &ref_div, &post_div);
1102 else
1103 radeon_compute_pll_legacy(pll, radeon_crtc->adjusted_clock, &pll_clock,
1104 &fb_div, &frac_fb_div, &ref_div, &post_div);
1105
1106 atombios_crtc_program_ss(rdev, ATOM_DISABLE, radeon_crtc->pll_id,
1107 radeon_crtc->crtc_id, &radeon_crtc->ss);
1108
1109 atombios_crtc_program_pll(crtc, radeon_crtc->crtc_id, radeon_crtc->pll_id,
1110 encoder_mode, radeon_encoder->encoder_id, clock,
1111 ref_div, fb_div, frac_fb_div, post_div,
1112 radeon_crtc->bpc, radeon_crtc->ss_enabled, &radeon_crtc->ss);
1113
1114 if (radeon_crtc->ss_enabled) {
1115 /* calculate ss amount and step size */
1116 if (ASIC_IS_DCE4(rdev)) {
1117 u32 step_size;
1118 u32 amount = (((fb_div * 10) + frac_fb_div) *
1119 (u32)radeon_crtc->ss.percentage) /
1120 (100 * (u32)radeon_crtc->ss.percentage_divider);
1121 radeon_crtc->ss.amount = (amount / 10) & ATOM_PPLL_SS_AMOUNT_V2_FBDIV_MASK;
1122 radeon_crtc->ss.amount |= ((amount - (amount / 10)) << ATOM_PPLL_SS_AMOUNT_V2_NFRAC_SHIFT) &
1123 ATOM_PPLL_SS_AMOUNT_V2_NFRAC_MASK;
1124 if (radeon_crtc->ss.type & ATOM_PPLL_SS_TYPE_V2_CENTRE_SPREAD)
1125 step_size = (4 * amount * ref_div * ((u32)radeon_crtc->ss.rate * 2048)) /
1126 (125 * 25 * pll->reference_freq / 100);
1127 else
1128 step_size = (2 * amount * ref_div * ((u32)radeon_crtc->ss.rate * 2048)) /
1129 (125 * 25 * pll->reference_freq / 100);
1130 radeon_crtc->ss.step = step_size;
1131 }
1132
1133 atombios_crtc_program_ss(rdev, ATOM_ENABLE, radeon_crtc->pll_id,
1134 radeon_crtc->crtc_id, &radeon_crtc->ss);
1135 }
1136}
1137
1138static int dce4_crtc_do_set_base(struct drm_crtc *crtc,
1139 struct drm_framebuffer *fb,
1140 int x, int y, int atomic)
1141{
1142 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1143 struct drm_device *dev = crtc->dev;
1144 struct radeon_device *rdev = dev->dev_private;
1145 struct radeon_framebuffer *radeon_fb;
1146 struct drm_framebuffer *target_fb;
1147 struct drm_gem_object *obj;
1148 struct radeon_bo *rbo;
1149 uint64_t fb_location;
1150 uint32_t fb_format, fb_pitch_pixels, tiling_flags;
1151 unsigned bankw, bankh, mtaspect, tile_split;
1152 u32 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_NONE);
1153 u32 tmp, viewport_w, viewport_h;
1154 int r;
1155 bool bypass_lut = false;
1156
1157 /* no fb bound */
1158 if (!atomic && !crtc->primary->fb) {
1159 DRM_DEBUG_KMS("No FB bound\n");
1160 return 0;
1161 }
1162
1163 if (atomic) {
1164 radeon_fb = to_radeon_framebuffer(fb);
1165 target_fb = fb;
1166 }
1167 else {
1168 radeon_fb = to_radeon_framebuffer(crtc->primary->fb);
1169 target_fb = crtc->primary->fb;
1170 }
1171
1172 /* If atomic, assume fb object is pinned & idle & fenced and
1173 * just update base pointers
1174 */
1175 obj = radeon_fb->obj;
1176 rbo = gem_to_radeon_bo(obj);
1177 r = radeon_bo_reserve(rbo, false);
1178 if (unlikely(r != 0))
1179 return r;
1180
1181 if (atomic)
1182 fb_location = radeon_bo_gpu_offset(rbo);
1183 else {
1184 r = radeon_bo_pin(rbo, RADEON_GEM_DOMAIN_VRAM, &fb_location);
1185 if (unlikely(r != 0)) {
1186 radeon_bo_unreserve(rbo);
1187 return -EINVAL;
1188 }
1189 }
1190
1191 radeon_bo_get_tiling_flags(rbo, &tiling_flags, NULL);
1192 radeon_bo_unreserve(rbo);
1193
1194 switch (target_fb->pixel_format) {
1195 case DRM_FORMAT_C8:
1196 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_8BPP) |
1197 EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_INDEXED));
1198 break;
1199 case DRM_FORMAT_XRGB4444:
1200 case DRM_FORMAT_ARGB4444:
1201 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_16BPP) |
1202 EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_ARGB4444));
1203#ifdef __BIG_ENDIAN
1204 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN16);
1205#endif
1206 break;
1207 case DRM_FORMAT_XRGB1555:
1208 case DRM_FORMAT_ARGB1555:
1209 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_16BPP) |
1210 EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_ARGB1555));
1211#ifdef __BIG_ENDIAN
1212 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN16);
1213#endif
1214 break;
1215 case DRM_FORMAT_BGRX5551:
1216 case DRM_FORMAT_BGRA5551:
1217 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_16BPP) |
1218 EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_BGRA5551));
1219#ifdef __BIG_ENDIAN
1220 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN16);
1221#endif
1222 break;
1223 case DRM_FORMAT_RGB565:
1224 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_16BPP) |
1225 EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_ARGB565));
1226#ifdef __BIG_ENDIAN
1227 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN16);
1228#endif
1229 break;
1230 case DRM_FORMAT_XRGB8888:
1231 case DRM_FORMAT_ARGB8888:
1232 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_32BPP) |
1233 EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_ARGB8888));
1234#ifdef __BIG_ENDIAN
1235 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN32);
1236#endif
1237 break;
1238 case DRM_FORMAT_XRGB2101010:
1239 case DRM_FORMAT_ARGB2101010:
1240 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_32BPP) |
1241 EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_ARGB2101010));
1242#ifdef __BIG_ENDIAN
1243 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN32);
1244#endif
1245 /* Greater 8 bpc fb needs to bypass hw-lut to retain precision */
1246 bypass_lut = true;
1247 break;
1248 case DRM_FORMAT_BGRX1010102:
1249 case DRM_FORMAT_BGRA1010102:
1250 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_32BPP) |
1251 EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_BGRA1010102));
1252#ifdef __BIG_ENDIAN
1253 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN32);
1254#endif
1255 /* Greater 8 bpc fb needs to bypass hw-lut to retain precision */
1256 bypass_lut = true;
1257 break;
1258 default:
1259 DRM_ERROR("Unsupported screen format %s\n",
1260 drm_get_format_name(target_fb->pixel_format));
1261 return -EINVAL;
1262 }
1263
1264 if (tiling_flags & RADEON_TILING_MACRO) {
1265 evergreen_tiling_fields(tiling_flags, &bankw, &bankh, &mtaspect, &tile_split);
1266
1267 /* Set NUM_BANKS. */
1268 if (rdev->family >= CHIP_TAHITI) {
1269 unsigned index, num_banks;
1270
1271 if (rdev->family >= CHIP_BONAIRE) {
1272 unsigned tileb, tile_split_bytes;
1273
1274 /* Calculate the macrotile mode index. */
1275 tile_split_bytes = 64 << tile_split;
1276 tileb = 8 * 8 * target_fb->bits_per_pixel / 8;
1277 tileb = min(tile_split_bytes, tileb);
1278
1279 for (index = 0; tileb > 64; index++)
1280 tileb >>= 1;
1281
1282 if (index >= 16) {
1283 DRM_ERROR("Wrong screen bpp (%u) or tile split (%u)\n",
1284 target_fb->bits_per_pixel, tile_split);
1285 return -EINVAL;
1286 }
1287
1288 num_banks = (rdev->config.cik.macrotile_mode_array[index] >> 6) & 0x3;
1289 } else {
1290 switch (target_fb->bits_per_pixel) {
1291 case 8:
1292 index = 10;
1293 break;
1294 case 16:
1295 index = SI_TILE_MODE_COLOR_2D_SCANOUT_16BPP;
1296 break;
1297 default:
1298 case 32:
1299 index = SI_TILE_MODE_COLOR_2D_SCANOUT_32BPP;
1300 break;
1301 }
1302
1303 num_banks = (rdev->config.si.tile_mode_array[index] >> 20) & 0x3;
1304 }
1305
1306 fb_format |= EVERGREEN_GRPH_NUM_BANKS(num_banks);
1307 } else {
1308 /* NI and older. */
1309 if (rdev->family >= CHIP_CAYMAN)
1310 tmp = rdev->config.cayman.tile_config;
1311 else
1312 tmp = rdev->config.evergreen.tile_config;
1313
1314 switch ((tmp & 0xf0) >> 4) {
1315 case 0: /* 4 banks */
1316 fb_format |= EVERGREEN_GRPH_NUM_BANKS(EVERGREEN_ADDR_SURF_4_BANK);
1317 break;
1318 case 1: /* 8 banks */
1319 default:
1320 fb_format |= EVERGREEN_GRPH_NUM_BANKS(EVERGREEN_ADDR_SURF_8_BANK);
1321 break;
1322 case 2: /* 16 banks */
1323 fb_format |= EVERGREEN_GRPH_NUM_BANKS(EVERGREEN_ADDR_SURF_16_BANK);
1324 break;
1325 }
1326 }
1327
1328 fb_format |= EVERGREEN_GRPH_ARRAY_MODE(EVERGREEN_GRPH_ARRAY_2D_TILED_THIN1);
1329 fb_format |= EVERGREEN_GRPH_TILE_SPLIT(tile_split);
1330 fb_format |= EVERGREEN_GRPH_BANK_WIDTH(bankw);
1331 fb_format |= EVERGREEN_GRPH_BANK_HEIGHT(bankh);
1332 fb_format |= EVERGREEN_GRPH_MACRO_TILE_ASPECT(mtaspect);
1333 if (rdev->family >= CHIP_BONAIRE) {
1334 /* XXX need to know more about the surface tiling mode */
1335 fb_format |= CIK_GRPH_MICRO_TILE_MODE(CIK_DISPLAY_MICRO_TILING);
1336 }
1337 } else if (tiling_flags & RADEON_TILING_MICRO)
1338 fb_format |= EVERGREEN_GRPH_ARRAY_MODE(EVERGREEN_GRPH_ARRAY_1D_TILED_THIN1);
1339
1340 if (rdev->family >= CHIP_BONAIRE) {
1341 /* Read the pipe config from the 2D TILED SCANOUT mode.
1342 * It should be the same for the other modes too, but not all
1343 * modes set the pipe config field. */
1344 u32 pipe_config = (rdev->config.cik.tile_mode_array[10] >> 6) & 0x1f;
1345
1346 fb_format |= CIK_GRPH_PIPE_CONFIG(pipe_config);
1347 } else if ((rdev->family == CHIP_TAHITI) ||
1348 (rdev->family == CHIP_PITCAIRN))
1349 fb_format |= SI_GRPH_PIPE_CONFIG(SI_ADDR_SURF_P8_32x32_8x16);
1350 else if ((rdev->family == CHIP_VERDE) ||
1351 (rdev->family == CHIP_OLAND) ||
1352 (rdev->family == CHIP_HAINAN)) /* for completeness. HAINAN has no display hw */
1353 fb_format |= SI_GRPH_PIPE_CONFIG(SI_ADDR_SURF_P4_8x16);
1354
1355 switch (radeon_crtc->crtc_id) {
1356 case 0:
1357 WREG32(AVIVO_D1VGA_CONTROL, 0);
1358 break;
1359 case 1:
1360 WREG32(AVIVO_D2VGA_CONTROL, 0);
1361 break;
1362 case 2:
1363 WREG32(EVERGREEN_D3VGA_CONTROL, 0);
1364 break;
1365 case 3:
1366 WREG32(EVERGREEN_D4VGA_CONTROL, 0);
1367 break;
1368 case 4:
1369 WREG32(EVERGREEN_D5VGA_CONTROL, 0);
1370 break;
1371 case 5:
1372 WREG32(EVERGREEN_D6VGA_CONTROL, 0);
1373 break;
1374 default:
1375 break;
1376 }
1377
1378 WREG32(EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH + radeon_crtc->crtc_offset,
1379 upper_32_bits(fb_location));
1380 WREG32(EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH + radeon_crtc->crtc_offset,
1381 upper_32_bits(fb_location));
1382 WREG32(EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS + radeon_crtc->crtc_offset,
1383 (u32)fb_location & EVERGREEN_GRPH_SURFACE_ADDRESS_MASK);
1384 WREG32(EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS + radeon_crtc->crtc_offset,
1385 (u32) fb_location & EVERGREEN_GRPH_SURFACE_ADDRESS_MASK);
1386 WREG32(EVERGREEN_GRPH_CONTROL + radeon_crtc->crtc_offset, fb_format);
1387 WREG32(EVERGREEN_GRPH_SWAP_CONTROL + radeon_crtc->crtc_offset, fb_swap);
1388
1389 /*
1390 * The LUT only has 256 slots for indexing by a 8 bpc fb. Bypass the LUT
1391 * for > 8 bpc scanout to avoid truncation of fb indices to 8 msb's, to
1392 * retain the full precision throughout the pipeline.
1393 */
1394 WREG32_P(EVERGREEN_GRPH_LUT_10BIT_BYPASS_CONTROL + radeon_crtc->crtc_offset,
1395 (bypass_lut ? EVERGREEN_LUT_10BIT_BYPASS_EN : 0),
1396 ~EVERGREEN_LUT_10BIT_BYPASS_EN);
1397
1398 if (bypass_lut)
1399 DRM_DEBUG_KMS("Bypassing hardware LUT due to 10 bit fb scanout.\n");
1400
1401 WREG32(EVERGREEN_GRPH_SURFACE_OFFSET_X + radeon_crtc->crtc_offset, 0);
1402 WREG32(EVERGREEN_GRPH_SURFACE_OFFSET_Y + radeon_crtc->crtc_offset, 0);
1403 WREG32(EVERGREEN_GRPH_X_START + radeon_crtc->crtc_offset, 0);
1404 WREG32(EVERGREEN_GRPH_Y_START + radeon_crtc->crtc_offset, 0);
1405 WREG32(EVERGREEN_GRPH_X_END + radeon_crtc->crtc_offset, target_fb->width);
1406 WREG32(EVERGREEN_GRPH_Y_END + radeon_crtc->crtc_offset, target_fb->height);
1407
1408 fb_pitch_pixels = target_fb->pitches[0] / (target_fb->bits_per_pixel / 8);
1409 WREG32(EVERGREEN_GRPH_PITCH + radeon_crtc->crtc_offset, fb_pitch_pixels);
1410 WREG32(EVERGREEN_GRPH_ENABLE + radeon_crtc->crtc_offset, 1);
1411
1412 if (rdev->family >= CHIP_BONAIRE)
1413 WREG32(CIK_LB_DESKTOP_HEIGHT + radeon_crtc->crtc_offset,
1414 target_fb->height);
1415 else
1416 WREG32(EVERGREEN_DESKTOP_HEIGHT + radeon_crtc->crtc_offset,
1417 target_fb->height);
1418 x &= ~3;
1419 y &= ~1;
1420 WREG32(EVERGREEN_VIEWPORT_START + radeon_crtc->crtc_offset,
1421 (x << 16) | y);
1422 viewport_w = crtc->mode.hdisplay;
1423 viewport_h = (crtc->mode.vdisplay + 1) & ~1;
1424 if ((rdev->family >= CHIP_BONAIRE) &&
1425 (crtc->mode.flags & DRM_MODE_FLAG_INTERLACE))
1426 viewport_h *= 2;
1427 WREG32(EVERGREEN_VIEWPORT_SIZE + radeon_crtc->crtc_offset,
1428 (viewport_w << 16) | viewport_h);
1429
1430 /* pageflip setup */
1431 /* make sure flip is at vb rather than hb */
1432 tmp = RREG32(EVERGREEN_GRPH_FLIP_CONTROL + radeon_crtc->crtc_offset);
1433 tmp &= ~EVERGREEN_GRPH_SURFACE_UPDATE_H_RETRACE_EN;
1434 WREG32(EVERGREEN_GRPH_FLIP_CONTROL + radeon_crtc->crtc_offset, tmp);
1435
1436 /* set pageflip to happen only at start of vblank interval (front porch) */
1437 WREG32(EVERGREEN_MASTER_UPDATE_MODE + radeon_crtc->crtc_offset, 3);
1438
1439 if (!atomic && fb && fb != crtc->primary->fb) {
1440 radeon_fb = to_radeon_framebuffer(fb);
1441 rbo = gem_to_radeon_bo(radeon_fb->obj);
1442 r = radeon_bo_reserve(rbo, false);
1443 if (unlikely(r != 0))
1444 return r;
1445 radeon_bo_unpin(rbo);
1446 radeon_bo_unreserve(rbo);
1447 }
1448
1449 /* Bytes per pixel may have changed */
1450 radeon_bandwidth_update(rdev);
1451
1452 return 0;
1453}
1454
1455static int avivo_crtc_do_set_base(struct drm_crtc *crtc,
1456 struct drm_framebuffer *fb,
1457 int x, int y, int atomic)
1458{
1459 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1460 struct drm_device *dev = crtc->dev;
1461 struct radeon_device *rdev = dev->dev_private;
1462 struct radeon_framebuffer *radeon_fb;
1463 struct drm_gem_object *obj;
1464 struct radeon_bo *rbo;
1465 struct drm_framebuffer *target_fb;
1466 uint64_t fb_location;
1467 uint32_t fb_format, fb_pitch_pixels, tiling_flags;
1468 u32 fb_swap = R600_D1GRPH_SWAP_ENDIAN_NONE;
1469 u32 tmp, viewport_w, viewport_h;
1470 int r;
1471 bool bypass_lut = false;
1472
1473 /* no fb bound */
1474 if (!atomic && !crtc->primary->fb) {
1475 DRM_DEBUG_KMS("No FB bound\n");
1476 return 0;
1477 }
1478
1479 if (atomic) {
1480 radeon_fb = to_radeon_framebuffer(fb);
1481 target_fb = fb;
1482 }
1483 else {
1484 radeon_fb = to_radeon_framebuffer(crtc->primary->fb);
1485 target_fb = crtc->primary->fb;
1486 }
1487
1488 obj = radeon_fb->obj;
1489 rbo = gem_to_radeon_bo(obj);
1490 r = radeon_bo_reserve(rbo, false);
1491 if (unlikely(r != 0))
1492 return r;
1493
1494 /* If atomic, assume fb object is pinned & idle & fenced and
1495 * just update base pointers
1496 */
1497 if (atomic)
1498 fb_location = radeon_bo_gpu_offset(rbo);
1499 else {
1500 r = radeon_bo_pin(rbo, RADEON_GEM_DOMAIN_VRAM, &fb_location);
1501 if (unlikely(r != 0)) {
1502 radeon_bo_unreserve(rbo);
1503 return -EINVAL;
1504 }
1505 }
1506 radeon_bo_get_tiling_flags(rbo, &tiling_flags, NULL);
1507 radeon_bo_unreserve(rbo);
1508
1509 switch (target_fb->pixel_format) {
1510 case DRM_FORMAT_C8:
1511 fb_format =
1512 AVIVO_D1GRPH_CONTROL_DEPTH_8BPP |
1513 AVIVO_D1GRPH_CONTROL_8BPP_INDEXED;
1514 break;
1515 case DRM_FORMAT_XRGB4444:
1516 case DRM_FORMAT_ARGB4444:
1517 fb_format =
1518 AVIVO_D1GRPH_CONTROL_DEPTH_16BPP |
1519 AVIVO_D1GRPH_CONTROL_16BPP_ARGB4444;
1520#ifdef __BIG_ENDIAN
1521 fb_swap = R600_D1GRPH_SWAP_ENDIAN_16BIT;
1522#endif
1523 break;
1524 case DRM_FORMAT_XRGB1555:
1525 fb_format =
1526 AVIVO_D1GRPH_CONTROL_DEPTH_16BPP |
1527 AVIVO_D1GRPH_CONTROL_16BPP_ARGB1555;
1528#ifdef __BIG_ENDIAN
1529 fb_swap = R600_D1GRPH_SWAP_ENDIAN_16BIT;
1530#endif
1531 break;
1532 case DRM_FORMAT_RGB565:
1533 fb_format =
1534 AVIVO_D1GRPH_CONTROL_DEPTH_16BPP |
1535 AVIVO_D1GRPH_CONTROL_16BPP_RGB565;
1536#ifdef __BIG_ENDIAN
1537 fb_swap = R600_D1GRPH_SWAP_ENDIAN_16BIT;
1538#endif
1539 break;
1540 case DRM_FORMAT_XRGB8888:
1541 case DRM_FORMAT_ARGB8888:
1542 fb_format =
1543 AVIVO_D1GRPH_CONTROL_DEPTH_32BPP |
1544 AVIVO_D1GRPH_CONTROL_32BPP_ARGB8888;
1545#ifdef __BIG_ENDIAN
1546 fb_swap = R600_D1GRPH_SWAP_ENDIAN_32BIT;
1547#endif
1548 break;
1549 case DRM_FORMAT_XRGB2101010:
1550 case DRM_FORMAT_ARGB2101010:
1551 fb_format =
1552 AVIVO_D1GRPH_CONTROL_DEPTH_32BPP |
1553 AVIVO_D1GRPH_CONTROL_32BPP_ARGB2101010;
1554#ifdef __BIG_ENDIAN
1555 fb_swap = R600_D1GRPH_SWAP_ENDIAN_32BIT;
1556#endif
1557 /* Greater 8 bpc fb needs to bypass hw-lut to retain precision */
1558 bypass_lut = true;
1559 break;
1560 default:
1561 DRM_ERROR("Unsupported screen format %s\n",
1562 drm_get_format_name(target_fb->pixel_format));
1563 return -EINVAL;
1564 }
1565
1566 if (rdev->family >= CHIP_R600) {
1567 if (tiling_flags & RADEON_TILING_MACRO)
1568 fb_format |= R600_D1GRPH_ARRAY_MODE_2D_TILED_THIN1;
1569 else if (tiling_flags & RADEON_TILING_MICRO)
1570 fb_format |= R600_D1GRPH_ARRAY_MODE_1D_TILED_THIN1;
1571 } else {
1572 if (tiling_flags & RADEON_TILING_MACRO)
1573 fb_format |= AVIVO_D1GRPH_MACRO_ADDRESS_MODE;
1574
1575 if (tiling_flags & RADEON_TILING_MICRO)
1576 fb_format |= AVIVO_D1GRPH_TILED;
1577 }
1578
1579 if (radeon_crtc->crtc_id == 0)
1580 WREG32(AVIVO_D1VGA_CONTROL, 0);
1581 else
1582 WREG32(AVIVO_D2VGA_CONTROL, 0);
1583
1584 if (rdev->family >= CHIP_RV770) {
1585 if (radeon_crtc->crtc_id) {
1586 WREG32(R700_D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, upper_32_bits(fb_location));
1587 WREG32(R700_D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, upper_32_bits(fb_location));
1588 } else {
1589 WREG32(R700_D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, upper_32_bits(fb_location));
1590 WREG32(R700_D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, upper_32_bits(fb_location));
1591 }
1592 }
1593 WREG32(AVIVO_D1GRPH_PRIMARY_SURFACE_ADDRESS + radeon_crtc->crtc_offset,
1594 (u32) fb_location);
1595 WREG32(AVIVO_D1GRPH_SECONDARY_SURFACE_ADDRESS +
1596 radeon_crtc->crtc_offset, (u32) fb_location);
1597 WREG32(AVIVO_D1GRPH_CONTROL + radeon_crtc->crtc_offset, fb_format);
1598 if (rdev->family >= CHIP_R600)
1599 WREG32(R600_D1GRPH_SWAP_CONTROL + radeon_crtc->crtc_offset, fb_swap);
1600
1601 /* LUT only has 256 slots for 8 bpc fb. Bypass for > 8 bpc scanout for precision */
1602 WREG32_P(AVIVO_D1GRPH_LUT_SEL + radeon_crtc->crtc_offset,
1603 (bypass_lut ? AVIVO_LUT_10BIT_BYPASS_EN : 0), ~AVIVO_LUT_10BIT_BYPASS_EN);
1604
1605 if (bypass_lut)
1606 DRM_DEBUG_KMS("Bypassing hardware LUT due to 10 bit fb scanout.\n");
1607
1608 WREG32(AVIVO_D1GRPH_SURFACE_OFFSET_X + radeon_crtc->crtc_offset, 0);
1609 WREG32(AVIVO_D1GRPH_SURFACE_OFFSET_Y + radeon_crtc->crtc_offset, 0);
1610 WREG32(AVIVO_D1GRPH_X_START + radeon_crtc->crtc_offset, 0);
1611 WREG32(AVIVO_D1GRPH_Y_START + radeon_crtc->crtc_offset, 0);
1612 WREG32(AVIVO_D1GRPH_X_END + radeon_crtc->crtc_offset, target_fb->width);
1613 WREG32(AVIVO_D1GRPH_Y_END + radeon_crtc->crtc_offset, target_fb->height);
1614
1615 fb_pitch_pixels = target_fb->pitches[0] / (target_fb->bits_per_pixel / 8);
1616 WREG32(AVIVO_D1GRPH_PITCH + radeon_crtc->crtc_offset, fb_pitch_pixels);
1617 WREG32(AVIVO_D1GRPH_ENABLE + radeon_crtc->crtc_offset, 1);
1618
1619 WREG32(AVIVO_D1MODE_DESKTOP_HEIGHT + radeon_crtc->crtc_offset,
1620 target_fb->height);
1621 x &= ~3;
1622 y &= ~1;
1623 WREG32(AVIVO_D1MODE_VIEWPORT_START + radeon_crtc->crtc_offset,
1624 (x << 16) | y);
1625 viewport_w = crtc->mode.hdisplay;
1626 viewport_h = (crtc->mode.vdisplay + 1) & ~1;
1627 WREG32(AVIVO_D1MODE_VIEWPORT_SIZE + radeon_crtc->crtc_offset,
1628 (viewport_w << 16) | viewport_h);
1629
1630 /* pageflip setup */
1631 /* make sure flip is at vb rather than hb */
1632 tmp = RREG32(AVIVO_D1GRPH_FLIP_CONTROL + radeon_crtc->crtc_offset);
1633 tmp &= ~AVIVO_D1GRPH_SURFACE_UPDATE_H_RETRACE_EN;
1634 WREG32(AVIVO_D1GRPH_FLIP_CONTROL + radeon_crtc->crtc_offset, tmp);
1635
1636 /* set pageflip to happen only at start of vblank interval (front porch) */
1637 WREG32(AVIVO_D1MODE_MASTER_UPDATE_MODE + radeon_crtc->crtc_offset, 3);
1638
1639 if (!atomic && fb && fb != crtc->primary->fb) {
1640 radeon_fb = to_radeon_framebuffer(fb);
1641 rbo = gem_to_radeon_bo(radeon_fb->obj);
1642 r = radeon_bo_reserve(rbo, false);
1643 if (unlikely(r != 0))
1644 return r;
1645 radeon_bo_unpin(rbo);
1646 radeon_bo_unreserve(rbo);
1647 }
1648
1649 /* Bytes per pixel may have changed */
1650 radeon_bandwidth_update(rdev);
1651
1652 return 0;
1653}
1654
1655int atombios_crtc_set_base(struct drm_crtc *crtc, int x, int y,
1656 struct drm_framebuffer *old_fb)
1657{
1658 struct drm_device *dev = crtc->dev;
1659 struct radeon_device *rdev = dev->dev_private;
1660
1661 if (ASIC_IS_DCE4(rdev))
1662 return dce4_crtc_do_set_base(crtc, old_fb, x, y, 0);
1663 else if (ASIC_IS_AVIVO(rdev))
1664 return avivo_crtc_do_set_base(crtc, old_fb, x, y, 0);
1665 else
1666 return radeon_crtc_do_set_base(crtc, old_fb, x, y, 0);
1667}
1668
1669int atombios_crtc_set_base_atomic(struct drm_crtc *crtc,
1670 struct drm_framebuffer *fb,
1671 int x, int y, enum mode_set_atomic state)
1672{
1673 struct drm_device *dev = crtc->dev;
1674 struct radeon_device *rdev = dev->dev_private;
1675
1676 if (ASIC_IS_DCE4(rdev))
1677 return dce4_crtc_do_set_base(crtc, fb, x, y, 1);
1678 else if (ASIC_IS_AVIVO(rdev))
1679 return avivo_crtc_do_set_base(crtc, fb, x, y, 1);
1680 else
1681 return radeon_crtc_do_set_base(crtc, fb, x, y, 1);
1682}
1683
1684/* properly set additional regs when using atombios */
1685static void radeon_legacy_atom_fixup(struct drm_crtc *crtc)
1686{
1687 struct drm_device *dev = crtc->dev;
1688 struct radeon_device *rdev = dev->dev_private;
1689 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1690 u32 disp_merge_cntl;
1691
1692 switch (radeon_crtc->crtc_id) {
1693 case 0:
1694 disp_merge_cntl = RREG32(RADEON_DISP_MERGE_CNTL);
1695 disp_merge_cntl &= ~RADEON_DISP_RGB_OFFSET_EN;
1696 WREG32(RADEON_DISP_MERGE_CNTL, disp_merge_cntl);
1697 break;
1698 case 1:
1699 disp_merge_cntl = RREG32(RADEON_DISP2_MERGE_CNTL);
1700 disp_merge_cntl &= ~RADEON_DISP2_RGB_OFFSET_EN;
1701 WREG32(RADEON_DISP2_MERGE_CNTL, disp_merge_cntl);
1702 WREG32(RADEON_FP_H2_SYNC_STRT_WID, RREG32(RADEON_CRTC2_H_SYNC_STRT_WID));
1703 WREG32(RADEON_FP_V2_SYNC_STRT_WID, RREG32(RADEON_CRTC2_V_SYNC_STRT_WID));
1704 break;
1705 }
1706}
1707
1708/**
1709 * radeon_get_pll_use_mask - look up a mask of which pplls are in use
1710 *
1711 * @crtc: drm crtc
1712 *
1713 * Returns the mask of which PPLLs (Pixel PLLs) are in use.
1714 */
1715static u32 radeon_get_pll_use_mask(struct drm_crtc *crtc)
1716{
1717 struct drm_device *dev = crtc->dev;
1718 struct drm_crtc *test_crtc;
1719 struct radeon_crtc *test_radeon_crtc;
1720 u32 pll_in_use = 0;
1721
1722 list_for_each_entry(test_crtc, &dev->mode_config.crtc_list, head) {
1723 if (crtc == test_crtc)
1724 continue;
1725
1726 test_radeon_crtc = to_radeon_crtc(test_crtc);
1727 if (test_radeon_crtc->pll_id != ATOM_PPLL_INVALID)
1728 pll_in_use |= (1 << test_radeon_crtc->pll_id);
1729 }
1730 return pll_in_use;
1731}
1732
1733/**
1734 * radeon_get_shared_dp_ppll - return the PPLL used by another crtc for DP
1735 *
1736 * @crtc: drm crtc
1737 *
1738 * Returns the PPLL (Pixel PLL) used by another crtc/encoder which is
1739 * also in DP mode. For DP, a single PPLL can be used for all DP
1740 * crtcs/encoders.
1741 */
1742static int radeon_get_shared_dp_ppll(struct drm_crtc *crtc)
1743{
1744 struct drm_device *dev = crtc->dev;
1745 struct radeon_device *rdev = dev->dev_private;
1746 struct drm_crtc *test_crtc;
1747 struct radeon_crtc *test_radeon_crtc;
1748
1749 list_for_each_entry(test_crtc, &dev->mode_config.crtc_list, head) {
1750 if (crtc == test_crtc)
1751 continue;
1752 test_radeon_crtc = to_radeon_crtc(test_crtc);
1753 if (test_radeon_crtc->encoder &&
1754 ENCODER_MODE_IS_DP(atombios_get_encoder_mode(test_radeon_crtc->encoder))) {
1755 /* PPLL2 is exclusive to UNIPHYA on DCE61 */
1756 if (ASIC_IS_DCE61(rdev) && !ASIC_IS_DCE8(rdev) &&
1757 test_radeon_crtc->pll_id == ATOM_PPLL2)
1758 continue;
1759 /* for DP use the same PLL for all */
1760 if (test_radeon_crtc->pll_id != ATOM_PPLL_INVALID)
1761 return test_radeon_crtc->pll_id;
1762 }
1763 }
1764 return ATOM_PPLL_INVALID;
1765}
1766
1767/**
1768 * radeon_get_shared_nondp_ppll - return the PPLL used by another non-DP crtc
1769 *
1770 * @crtc: drm crtc
1771 * @encoder: drm encoder
1772 *
1773 * Returns the PPLL (Pixel PLL) used by another non-DP crtc/encoder which can
1774 * be shared (i.e., same clock).
1775 */
1776static int radeon_get_shared_nondp_ppll(struct drm_crtc *crtc)
1777{
1778 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1779 struct drm_device *dev = crtc->dev;
1780 struct radeon_device *rdev = dev->dev_private;
1781 struct drm_crtc *test_crtc;
1782 struct radeon_crtc *test_radeon_crtc;
1783 u32 adjusted_clock, test_adjusted_clock;
1784
1785 adjusted_clock = radeon_crtc->adjusted_clock;
1786
1787 if (adjusted_clock == 0)
1788 return ATOM_PPLL_INVALID;
1789
1790 list_for_each_entry(test_crtc, &dev->mode_config.crtc_list, head) {
1791 if (crtc == test_crtc)
1792 continue;
1793 test_radeon_crtc = to_radeon_crtc(test_crtc);
1794 if (test_radeon_crtc->encoder &&
1795 !ENCODER_MODE_IS_DP(atombios_get_encoder_mode(test_radeon_crtc->encoder))) {
1796 /* PPLL2 is exclusive to UNIPHYA on DCE61 */
1797 if (ASIC_IS_DCE61(rdev) && !ASIC_IS_DCE8(rdev) &&
1798 test_radeon_crtc->pll_id == ATOM_PPLL2)
1799 continue;
1800 /* check if we are already driving this connector with another crtc */
1801 if (test_radeon_crtc->connector == radeon_crtc->connector) {
1802 /* if we are, return that pll */
1803 if (test_radeon_crtc->pll_id != ATOM_PPLL_INVALID)
1804 return test_radeon_crtc->pll_id;
1805 }
1806 /* for non-DP check the clock */
1807 test_adjusted_clock = test_radeon_crtc->adjusted_clock;
1808 if ((crtc->mode.clock == test_crtc->mode.clock) &&
1809 (adjusted_clock == test_adjusted_clock) &&
1810 (radeon_crtc->ss_enabled == test_radeon_crtc->ss_enabled) &&
1811 (test_radeon_crtc->pll_id != ATOM_PPLL_INVALID))
1812 return test_radeon_crtc->pll_id;
1813 }
1814 }
1815 return ATOM_PPLL_INVALID;
1816}
1817
1818/**
1819 * radeon_atom_pick_pll - Allocate a PPLL for use by the crtc.
1820 *
1821 * @crtc: drm crtc
1822 *
1823 * Returns the PPLL (Pixel PLL) to be used by the crtc. For DP monitors
1824 * a single PPLL can be used for all DP crtcs/encoders. For non-DP
1825 * monitors a dedicated PPLL must be used. If a particular board has
1826 * an external DP PLL, return ATOM_PPLL_INVALID to skip PLL programming
1827 * as there is no need to program the PLL itself. If we are not able to
1828 * allocate a PLL, return ATOM_PPLL_INVALID to skip PLL programming to
1829 * avoid messing up an existing monitor.
1830 *
1831 * Asic specific PLL information
1832 *
1833 * DCE 8.x
1834 * KB/KV
1835 * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP)
1836 * CI
1837 * - PPLL0, PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
1838 *
1839 * DCE 6.1
1840 * - PPLL2 is only available to UNIPHYA (both DP and non-DP)
1841 * - PPLL0, PPLL1 are available for UNIPHYB/C/D/E/F (both DP and non-DP)
1842 *
1843 * DCE 6.0
1844 * - PPLL0 is available to all UNIPHY (DP only)
1845 * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
1846 *
1847 * DCE 5.0
1848 * - DCPLL is available to all UNIPHY (DP only)
1849 * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
1850 *
1851 * DCE 3.0/4.0/4.1
1852 * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
1853 *
1854 */
1855static int radeon_atom_pick_pll(struct drm_crtc *crtc)
1856{
1857 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1858 struct drm_device *dev = crtc->dev;
1859 struct radeon_device *rdev = dev->dev_private;
1860 struct radeon_encoder *radeon_encoder =
1861 to_radeon_encoder(radeon_crtc->encoder);
1862 u32 pll_in_use;
1863 int pll;
1864
1865 if (ASIC_IS_DCE8(rdev)) {
1866 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc->encoder))) {
1867 if (rdev->clock.dp_extclk)
1868 /* skip PPLL programming if using ext clock */
1869 return ATOM_PPLL_INVALID;
1870 else {
1871 /* use the same PPLL for all DP monitors */
1872 pll = radeon_get_shared_dp_ppll(crtc);
1873 if (pll != ATOM_PPLL_INVALID)
1874 return pll;
1875 }
1876 } else {
1877 /* use the same PPLL for all monitors with the same clock */
1878 pll = radeon_get_shared_nondp_ppll(crtc);
1879 if (pll != ATOM_PPLL_INVALID)
1880 return pll;
1881 }
1882 /* otherwise, pick one of the plls */
1883 if ((rdev->family == CHIP_KABINI) ||
1884 (rdev->family == CHIP_MULLINS)) {
1885 /* KB/ML has PPLL1 and PPLL2 */
1886 pll_in_use = radeon_get_pll_use_mask(crtc);
1887 if (!(pll_in_use & (1 << ATOM_PPLL2)))
1888 return ATOM_PPLL2;
1889 if (!(pll_in_use & (1 << ATOM_PPLL1)))
1890 return ATOM_PPLL1;
1891 DRM_ERROR("unable to allocate a PPLL\n");
1892 return ATOM_PPLL_INVALID;
1893 } else {
1894 /* CI/KV has PPLL0, PPLL1, and PPLL2 */
1895 pll_in_use = radeon_get_pll_use_mask(crtc);
1896 if (!(pll_in_use & (1 << ATOM_PPLL2)))
1897 return ATOM_PPLL2;
1898 if (!(pll_in_use & (1 << ATOM_PPLL1)))
1899 return ATOM_PPLL1;
1900 if (!(pll_in_use & (1 << ATOM_PPLL0)))
1901 return ATOM_PPLL0;
1902 DRM_ERROR("unable to allocate a PPLL\n");
1903 return ATOM_PPLL_INVALID;
1904 }
1905 } else if (ASIC_IS_DCE61(rdev)) {
1906 struct radeon_encoder_atom_dig *dig =
1907 radeon_encoder->enc_priv;
1908
1909 if ((radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_UNIPHY) &&
1910 (dig->linkb == false))
1911 /* UNIPHY A uses PPLL2 */
1912 return ATOM_PPLL2;
1913 else if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc->encoder))) {
1914 /* UNIPHY B/C/D/E/F */
1915 if (rdev->clock.dp_extclk)
1916 /* skip PPLL programming if using ext clock */
1917 return ATOM_PPLL_INVALID;
1918 else {
1919 /* use the same PPLL for all DP monitors */
1920 pll = radeon_get_shared_dp_ppll(crtc);
1921 if (pll != ATOM_PPLL_INVALID)
1922 return pll;
1923 }
1924 } else {
1925 /* use the same PPLL for all monitors with the same clock */
1926 pll = radeon_get_shared_nondp_ppll(crtc);
1927 if (pll != ATOM_PPLL_INVALID)
1928 return pll;
1929 }
1930 /* UNIPHY B/C/D/E/F */
1931 pll_in_use = radeon_get_pll_use_mask(crtc);
1932 if (!(pll_in_use & (1 << ATOM_PPLL0)))
1933 return ATOM_PPLL0;
1934 if (!(pll_in_use & (1 << ATOM_PPLL1)))
1935 return ATOM_PPLL1;
1936 DRM_ERROR("unable to allocate a PPLL\n");
1937 return ATOM_PPLL_INVALID;
1938 } else if (ASIC_IS_DCE41(rdev)) {
1939 /* Don't share PLLs on DCE4.1 chips */
1940 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc->encoder))) {
1941 if (rdev->clock.dp_extclk)
1942 /* skip PPLL programming if using ext clock */
1943 return ATOM_PPLL_INVALID;
1944 }
1945 pll_in_use = radeon_get_pll_use_mask(crtc);
1946 if (!(pll_in_use & (1 << ATOM_PPLL1)))
1947 return ATOM_PPLL1;
1948 if (!(pll_in_use & (1 << ATOM_PPLL2)))
1949 return ATOM_PPLL2;
1950 DRM_ERROR("unable to allocate a PPLL\n");
1951 return ATOM_PPLL_INVALID;
1952 } else if (ASIC_IS_DCE4(rdev)) {
1953 /* in DP mode, the DP ref clock can come from PPLL, DCPLL, or ext clock,
1954 * depending on the asic:
1955 * DCE4: PPLL or ext clock
1956 * DCE5: PPLL, DCPLL, or ext clock
1957 * DCE6: PPLL, PPLL0, or ext clock
1958 *
1959 * Setting ATOM_PPLL_INVALID will cause SetPixelClock to skip
1960 * PPLL/DCPLL programming and only program the DP DTO for the
1961 * crtc virtual pixel clock.
1962 */
1963 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc->encoder))) {
1964 if (rdev->clock.dp_extclk)
1965 /* skip PPLL programming if using ext clock */
1966 return ATOM_PPLL_INVALID;
1967 else if (ASIC_IS_DCE6(rdev))
1968 /* use PPLL0 for all DP */
1969 return ATOM_PPLL0;
1970 else if (ASIC_IS_DCE5(rdev))
1971 /* use DCPLL for all DP */
1972 return ATOM_DCPLL;
1973 else {
1974 /* use the same PPLL for all DP monitors */
1975 pll = radeon_get_shared_dp_ppll(crtc);
1976 if (pll != ATOM_PPLL_INVALID)
1977 return pll;
1978 }
1979 } else {
1980 /* use the same PPLL for all monitors with the same clock */
1981 pll = radeon_get_shared_nondp_ppll(crtc);
1982 if (pll != ATOM_PPLL_INVALID)
1983 return pll;
1984 }
1985 /* all other cases */
1986 pll_in_use = radeon_get_pll_use_mask(crtc);
1987 if (!(pll_in_use & (1 << ATOM_PPLL1)))
1988 return ATOM_PPLL1;
1989 if (!(pll_in_use & (1 << ATOM_PPLL2)))
1990 return ATOM_PPLL2;
1991 DRM_ERROR("unable to allocate a PPLL\n");
1992 return ATOM_PPLL_INVALID;
1993 } else {
1994 /* on pre-R5xx asics, the crtc to pll mapping is hardcoded */
1995 /* some atombios (observed in some DCE2/DCE3) code have a bug,
1996 * the matching btw pll and crtc is done through
1997 * PCLK_CRTC[1|2]_CNTL (0x480/0x484) but atombios code use the
1998 * pll (1 or 2) to select which register to write. ie if using
1999 * pll1 it will use PCLK_CRTC1_CNTL (0x480) and if using pll2
2000 * it will use PCLK_CRTC2_CNTL (0x484), it then use crtc id to
2001 * choose which value to write. Which is reverse order from
2002 * register logic. So only case that works is when pllid is
2003 * same as crtcid or when both pll and crtc are enabled and
2004 * both use same clock.
2005 *
2006 * So just return crtc id as if crtc and pll were hard linked
2007 * together even if they aren't
2008 */
2009 return radeon_crtc->crtc_id;
2010 }
2011}
2012
2013void radeon_atom_disp_eng_pll_init(struct radeon_device *rdev)
2014{
2015 /* always set DCPLL */
2016 if (ASIC_IS_DCE6(rdev))
2017 atombios_crtc_set_disp_eng_pll(rdev, rdev->clock.default_dispclk);
2018 else if (ASIC_IS_DCE4(rdev)) {
2019 struct radeon_atom_ss ss;
2020 bool ss_enabled = radeon_atombios_get_asic_ss_info(rdev, &ss,
2021 ASIC_INTERNAL_SS_ON_DCPLL,
2022 rdev->clock.default_dispclk);
2023 if (ss_enabled)
2024 atombios_crtc_program_ss(rdev, ATOM_DISABLE, ATOM_DCPLL, -1, &ss);
2025 /* XXX: DCE5, make sure voltage, dispclk is high enough */
2026 atombios_crtc_set_disp_eng_pll(rdev, rdev->clock.default_dispclk);
2027 if (ss_enabled)
2028 atombios_crtc_program_ss(rdev, ATOM_ENABLE, ATOM_DCPLL, -1, &ss);
2029 }
2030
2031}
2032
2033int atombios_crtc_mode_set(struct drm_crtc *crtc,
2034 struct drm_display_mode *mode,
2035 struct drm_display_mode *adjusted_mode,
2036 int x, int y, struct drm_framebuffer *old_fb)
2037{
2038 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
2039 struct drm_device *dev = crtc->dev;
2040 struct radeon_device *rdev = dev->dev_private;
2041 struct radeon_encoder *radeon_encoder =
2042 to_radeon_encoder(radeon_crtc->encoder);
2043 bool is_tvcv = false;
2044
2045 if (radeon_encoder->active_device &
2046 (ATOM_DEVICE_TV_SUPPORT | ATOM_DEVICE_CV_SUPPORT))
2047 is_tvcv = true;
2048
2049 if (!radeon_crtc->adjusted_clock)
2050 return -EINVAL;
2051
2052 atombios_crtc_set_pll(crtc, adjusted_mode);
2053
2054 if (ASIC_IS_DCE4(rdev))
2055 atombios_set_crtc_dtd_timing(crtc, adjusted_mode);
2056 else if (ASIC_IS_AVIVO(rdev)) {
2057 if (is_tvcv)
2058 atombios_crtc_set_timing(crtc, adjusted_mode);
2059 else
2060 atombios_set_crtc_dtd_timing(crtc, adjusted_mode);
2061 } else {
2062 atombios_crtc_set_timing(crtc, adjusted_mode);
2063 if (radeon_crtc->crtc_id == 0)
2064 atombios_set_crtc_dtd_timing(crtc, adjusted_mode);
2065 radeon_legacy_atom_fixup(crtc);
2066 }
2067 atombios_crtc_set_base(crtc, x, y, old_fb);
2068 atombios_overscan_setup(crtc, mode, adjusted_mode);
2069 atombios_scaler_setup(crtc);
2070 radeon_cursor_reset(crtc);
2071 /* update the hw version fpr dpm */
2072 radeon_crtc->hw_mode = *adjusted_mode;
2073
2074 return 0;
2075}
2076
2077static bool atombios_crtc_mode_fixup(struct drm_crtc *crtc,
2078 const struct drm_display_mode *mode,
2079 struct drm_display_mode *adjusted_mode)
2080{
2081 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
2082 struct drm_device *dev = crtc->dev;
2083 struct drm_encoder *encoder;
2084
2085 /* assign the encoder to the radeon crtc to avoid repeated lookups later */
2086 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
2087 if (encoder->crtc == crtc) {
2088 radeon_crtc->encoder = encoder;
2089 radeon_crtc->connector = radeon_get_connector_for_encoder(encoder);
2090 break;
2091 }
2092 }
2093 if ((radeon_crtc->encoder == NULL) || (radeon_crtc->connector == NULL)) {
2094 radeon_crtc->encoder = NULL;
2095 radeon_crtc->connector = NULL;
2096 return false;
2097 }
2098 if (radeon_crtc->encoder) {
2099 struct radeon_encoder *radeon_encoder =
2100 to_radeon_encoder(radeon_crtc->encoder);
2101
2102 radeon_crtc->output_csc = radeon_encoder->output_csc;
2103 }
2104 if (!radeon_crtc_scaling_mode_fixup(crtc, mode, adjusted_mode))
2105 return false;
2106 if (!atombios_crtc_prepare_pll(crtc, adjusted_mode))
2107 return false;
2108 /* pick pll */
2109 radeon_crtc->pll_id = radeon_atom_pick_pll(crtc);
2110 /* if we can't get a PPLL for a non-DP encoder, fail */
2111 if ((radeon_crtc->pll_id == ATOM_PPLL_INVALID) &&
2112 !ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc->encoder)))
2113 return false;
2114
2115 return true;
2116}
2117
2118static void atombios_crtc_prepare(struct drm_crtc *crtc)
2119{
2120 struct drm_device *dev = crtc->dev;
2121 struct radeon_device *rdev = dev->dev_private;
2122
2123 /* disable crtc pair power gating before programming */
2124 if (ASIC_IS_DCE6(rdev))
2125 atombios_powergate_crtc(crtc, ATOM_DISABLE);
2126
2127 atombios_lock_crtc(crtc, ATOM_ENABLE);
2128 atombios_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
2129}
2130
2131static void atombios_crtc_commit(struct drm_crtc *crtc)
2132{
2133 atombios_crtc_dpms(crtc, DRM_MODE_DPMS_ON);
2134 atombios_lock_crtc(crtc, ATOM_DISABLE);
2135}
2136
2137static void atombios_crtc_disable(struct drm_crtc *crtc)
2138{
2139 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
2140 struct drm_device *dev = crtc->dev;
2141 struct radeon_device *rdev = dev->dev_private;
2142 struct radeon_atom_ss ss;
2143 int i;
2144
2145 atombios_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
2146 if (crtc->primary->fb) {
2147 int r;
2148 struct radeon_framebuffer *radeon_fb;
2149 struct radeon_bo *rbo;
2150
2151 radeon_fb = to_radeon_framebuffer(crtc->primary->fb);
2152 rbo = gem_to_radeon_bo(radeon_fb->obj);
2153 r = radeon_bo_reserve(rbo, false);
2154 if (unlikely(r))
2155 DRM_ERROR("failed to reserve rbo before unpin\n");
2156 else {
2157 radeon_bo_unpin(rbo);
2158 radeon_bo_unreserve(rbo);
2159 }
2160 }
2161 /* disable the GRPH */
2162 if (ASIC_IS_DCE4(rdev))
2163 WREG32(EVERGREEN_GRPH_ENABLE + radeon_crtc->crtc_offset, 0);
2164 else if (ASIC_IS_AVIVO(rdev))
2165 WREG32(AVIVO_D1GRPH_ENABLE + radeon_crtc->crtc_offset, 0);
2166
2167 if (ASIC_IS_DCE6(rdev))
2168 atombios_powergate_crtc(crtc, ATOM_ENABLE);
2169
2170 for (i = 0; i < rdev->num_crtc; i++) {
2171 if (rdev->mode_info.crtcs[i] &&
2172 rdev->mode_info.crtcs[i]->enabled &&
2173 i != radeon_crtc->crtc_id &&
2174 radeon_crtc->pll_id == rdev->mode_info.crtcs[i]->pll_id) {
2175 /* one other crtc is using this pll don't turn
2176 * off the pll
2177 */
2178 goto done;
2179 }
2180 }
2181
2182 switch (radeon_crtc->pll_id) {
2183 case ATOM_PPLL1:
2184 case ATOM_PPLL2:
2185 /* disable the ppll */
2186 atombios_crtc_program_pll(crtc, radeon_crtc->crtc_id, radeon_crtc->pll_id,
2187 0, 0, ATOM_DISABLE, 0, 0, 0, 0, 0, false, &ss);
2188 break;
2189 case ATOM_PPLL0:
2190 /* disable the ppll */
2191 if ((rdev->family == CHIP_ARUBA) ||
2192 (rdev->family == CHIP_KAVERI) ||
2193 (rdev->family == CHIP_BONAIRE) ||
2194 (rdev->family == CHIP_HAWAII))
2195 atombios_crtc_program_pll(crtc, radeon_crtc->crtc_id, radeon_crtc->pll_id,
2196 0, 0, ATOM_DISABLE, 0, 0, 0, 0, 0, false, &ss);
2197 break;
2198 default:
2199 break;
2200 }
2201done:
2202 radeon_crtc->pll_id = ATOM_PPLL_INVALID;
2203 radeon_crtc->adjusted_clock = 0;
2204 radeon_crtc->encoder = NULL;
2205 radeon_crtc->connector = NULL;
2206}
2207
2208static const struct drm_crtc_helper_funcs atombios_helper_funcs = {
2209 .dpms = atombios_crtc_dpms,
2210 .mode_fixup = atombios_crtc_mode_fixup,
2211 .mode_set = atombios_crtc_mode_set,
2212 .mode_set_base = atombios_crtc_set_base,
2213 .mode_set_base_atomic = atombios_crtc_set_base_atomic,
2214 .prepare = atombios_crtc_prepare,
2215 .commit = atombios_crtc_commit,
2216 .load_lut = radeon_crtc_load_lut,
2217 .disable = atombios_crtc_disable,
2218};
2219
2220void radeon_atombios_init_crtc(struct drm_device *dev,
2221 struct radeon_crtc *radeon_crtc)
2222{
2223 struct radeon_device *rdev = dev->dev_private;
2224
2225 if (ASIC_IS_DCE4(rdev)) {
2226 switch (radeon_crtc->crtc_id) {
2227 case 0:
2228 default:
2229 radeon_crtc->crtc_offset = EVERGREEN_CRTC0_REGISTER_OFFSET;
2230 break;
2231 case 1:
2232 radeon_crtc->crtc_offset = EVERGREEN_CRTC1_REGISTER_OFFSET;
2233 break;
2234 case 2:
2235 radeon_crtc->crtc_offset = EVERGREEN_CRTC2_REGISTER_OFFSET;
2236 break;
2237 case 3:
2238 radeon_crtc->crtc_offset = EVERGREEN_CRTC3_REGISTER_OFFSET;
2239 break;
2240 case 4:
2241 radeon_crtc->crtc_offset = EVERGREEN_CRTC4_REGISTER_OFFSET;
2242 break;
2243 case 5:
2244 radeon_crtc->crtc_offset = EVERGREEN_CRTC5_REGISTER_OFFSET;
2245 break;
2246 }
2247 } else {
2248 if (radeon_crtc->crtc_id == 1)
2249 radeon_crtc->crtc_offset =
2250 AVIVO_D2CRTC_H_TOTAL - AVIVO_D1CRTC_H_TOTAL;
2251 else
2252 radeon_crtc->crtc_offset = 0;
2253 }
2254 radeon_crtc->pll_id = ATOM_PPLL_INVALID;
2255 radeon_crtc->adjusted_clock = 0;
2256 radeon_crtc->encoder = NULL;
2257 radeon_crtc->connector = NULL;
2258 drm_crtc_helper_add(&radeon_crtc->base, &atombios_helper_funcs);
2259}
1/*
2 * Copyright 2007-8 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice shall be included in
13 * all copies or substantial portions of the Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
19 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
20 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
21 * OTHER DEALINGS IN THE SOFTWARE.
22 *
23 * Authors: Dave Airlie
24 * Alex Deucher
25 */
26#include <drm/drmP.h>
27#include <drm/drm_crtc_helper.h>
28#include <drm/radeon_drm.h>
29#include <drm/drm_fixed.h>
30#include "radeon.h"
31#include "atom.h"
32#include "atom-bits.h"
33
34static void atombios_overscan_setup(struct drm_crtc *crtc,
35 struct drm_display_mode *mode,
36 struct drm_display_mode *adjusted_mode)
37{
38 struct drm_device *dev = crtc->dev;
39 struct radeon_device *rdev = dev->dev_private;
40 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
41 SET_CRTC_OVERSCAN_PS_ALLOCATION args;
42 int index = GetIndexIntoMasterTable(COMMAND, SetCRTC_OverScan);
43 int a1, a2;
44
45 memset(&args, 0, sizeof(args));
46
47 args.ucCRTC = radeon_crtc->crtc_id;
48
49 switch (radeon_crtc->rmx_type) {
50 case RMX_CENTER:
51 args.usOverscanTop = cpu_to_le16((adjusted_mode->crtc_vdisplay - mode->crtc_vdisplay) / 2);
52 args.usOverscanBottom = cpu_to_le16((adjusted_mode->crtc_vdisplay - mode->crtc_vdisplay) / 2);
53 args.usOverscanLeft = cpu_to_le16((adjusted_mode->crtc_hdisplay - mode->crtc_hdisplay) / 2);
54 args.usOverscanRight = cpu_to_le16((adjusted_mode->crtc_hdisplay - mode->crtc_hdisplay) / 2);
55 break;
56 case RMX_ASPECT:
57 a1 = mode->crtc_vdisplay * adjusted_mode->crtc_hdisplay;
58 a2 = adjusted_mode->crtc_vdisplay * mode->crtc_hdisplay;
59
60 if (a1 > a2) {
61 args.usOverscanLeft = cpu_to_le16((adjusted_mode->crtc_hdisplay - (a2 / mode->crtc_vdisplay)) / 2);
62 args.usOverscanRight = cpu_to_le16((adjusted_mode->crtc_hdisplay - (a2 / mode->crtc_vdisplay)) / 2);
63 } else if (a2 > a1) {
64 args.usOverscanTop = cpu_to_le16((adjusted_mode->crtc_vdisplay - (a1 / mode->crtc_hdisplay)) / 2);
65 args.usOverscanBottom = cpu_to_le16((adjusted_mode->crtc_vdisplay - (a1 / mode->crtc_hdisplay)) / 2);
66 }
67 break;
68 case RMX_FULL:
69 default:
70 args.usOverscanRight = cpu_to_le16(radeon_crtc->h_border);
71 args.usOverscanLeft = cpu_to_le16(radeon_crtc->h_border);
72 args.usOverscanBottom = cpu_to_le16(radeon_crtc->v_border);
73 args.usOverscanTop = cpu_to_le16(radeon_crtc->v_border);
74 break;
75 }
76 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
77}
78
79static void atombios_scaler_setup(struct drm_crtc *crtc)
80{
81 struct drm_device *dev = crtc->dev;
82 struct radeon_device *rdev = dev->dev_private;
83 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
84 ENABLE_SCALER_PS_ALLOCATION args;
85 int index = GetIndexIntoMasterTable(COMMAND, EnableScaler);
86 struct radeon_encoder *radeon_encoder =
87 to_radeon_encoder(radeon_crtc->encoder);
88 /* fixme - fill in enc_priv for atom dac */
89 enum radeon_tv_std tv_std = TV_STD_NTSC;
90 bool is_tv = false, is_cv = false;
91
92 if (!ASIC_IS_AVIVO(rdev) && radeon_crtc->crtc_id)
93 return;
94
95 if (radeon_encoder->active_device & ATOM_DEVICE_TV_SUPPORT) {
96 struct radeon_encoder_atom_dac *tv_dac = radeon_encoder->enc_priv;
97 tv_std = tv_dac->tv_std;
98 is_tv = true;
99 }
100
101 memset(&args, 0, sizeof(args));
102
103 args.ucScaler = radeon_crtc->crtc_id;
104
105 if (is_tv) {
106 switch (tv_std) {
107 case TV_STD_NTSC:
108 default:
109 args.ucTVStandard = ATOM_TV_NTSC;
110 break;
111 case TV_STD_PAL:
112 args.ucTVStandard = ATOM_TV_PAL;
113 break;
114 case TV_STD_PAL_M:
115 args.ucTVStandard = ATOM_TV_PALM;
116 break;
117 case TV_STD_PAL_60:
118 args.ucTVStandard = ATOM_TV_PAL60;
119 break;
120 case TV_STD_NTSC_J:
121 args.ucTVStandard = ATOM_TV_NTSCJ;
122 break;
123 case TV_STD_SCART_PAL:
124 args.ucTVStandard = ATOM_TV_PAL; /* ??? */
125 break;
126 case TV_STD_SECAM:
127 args.ucTVStandard = ATOM_TV_SECAM;
128 break;
129 case TV_STD_PAL_CN:
130 args.ucTVStandard = ATOM_TV_PALCN;
131 break;
132 }
133 args.ucEnable = SCALER_ENABLE_MULTITAP_MODE;
134 } else if (is_cv) {
135 args.ucTVStandard = ATOM_TV_CV;
136 args.ucEnable = SCALER_ENABLE_MULTITAP_MODE;
137 } else {
138 switch (radeon_crtc->rmx_type) {
139 case RMX_FULL:
140 args.ucEnable = ATOM_SCALER_EXPANSION;
141 break;
142 case RMX_CENTER:
143 args.ucEnable = ATOM_SCALER_CENTER;
144 break;
145 case RMX_ASPECT:
146 args.ucEnable = ATOM_SCALER_EXPANSION;
147 break;
148 default:
149 if (ASIC_IS_AVIVO(rdev))
150 args.ucEnable = ATOM_SCALER_DISABLE;
151 else
152 args.ucEnable = ATOM_SCALER_CENTER;
153 break;
154 }
155 }
156 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
157 if ((is_tv || is_cv)
158 && rdev->family >= CHIP_RV515 && rdev->family <= CHIP_R580) {
159 atom_rv515_force_tv_scaler(rdev, radeon_crtc);
160 }
161}
162
163static void atombios_lock_crtc(struct drm_crtc *crtc, int lock)
164{
165 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
166 struct drm_device *dev = crtc->dev;
167 struct radeon_device *rdev = dev->dev_private;
168 int index =
169 GetIndexIntoMasterTable(COMMAND, UpdateCRTC_DoubleBufferRegisters);
170 ENABLE_CRTC_PS_ALLOCATION args;
171
172 memset(&args, 0, sizeof(args));
173
174 args.ucCRTC = radeon_crtc->crtc_id;
175 args.ucEnable = lock;
176
177 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
178}
179
180static void atombios_enable_crtc(struct drm_crtc *crtc, int state)
181{
182 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
183 struct drm_device *dev = crtc->dev;
184 struct radeon_device *rdev = dev->dev_private;
185 int index = GetIndexIntoMasterTable(COMMAND, EnableCRTC);
186 ENABLE_CRTC_PS_ALLOCATION args;
187
188 memset(&args, 0, sizeof(args));
189
190 args.ucCRTC = radeon_crtc->crtc_id;
191 args.ucEnable = state;
192
193 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
194}
195
196static void atombios_enable_crtc_memreq(struct drm_crtc *crtc, int state)
197{
198 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
199 struct drm_device *dev = crtc->dev;
200 struct radeon_device *rdev = dev->dev_private;
201 int index = GetIndexIntoMasterTable(COMMAND, EnableCRTCMemReq);
202 ENABLE_CRTC_PS_ALLOCATION args;
203
204 memset(&args, 0, sizeof(args));
205
206 args.ucCRTC = radeon_crtc->crtc_id;
207 args.ucEnable = state;
208
209 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
210}
211
212static const u32 vga_control_regs[6] =
213{
214 AVIVO_D1VGA_CONTROL,
215 AVIVO_D2VGA_CONTROL,
216 EVERGREEN_D3VGA_CONTROL,
217 EVERGREEN_D4VGA_CONTROL,
218 EVERGREEN_D5VGA_CONTROL,
219 EVERGREEN_D6VGA_CONTROL,
220};
221
222static void atombios_blank_crtc(struct drm_crtc *crtc, int state)
223{
224 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
225 struct drm_device *dev = crtc->dev;
226 struct radeon_device *rdev = dev->dev_private;
227 int index = GetIndexIntoMasterTable(COMMAND, BlankCRTC);
228 BLANK_CRTC_PS_ALLOCATION args;
229 u32 vga_control = 0;
230
231 memset(&args, 0, sizeof(args));
232
233 if (ASIC_IS_DCE8(rdev)) {
234 vga_control = RREG32(vga_control_regs[radeon_crtc->crtc_id]);
235 WREG32(vga_control_regs[radeon_crtc->crtc_id], vga_control | 1);
236 }
237
238 args.ucCRTC = radeon_crtc->crtc_id;
239 args.ucBlanking = state;
240
241 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
242
243 if (ASIC_IS_DCE8(rdev)) {
244 WREG32(vga_control_regs[radeon_crtc->crtc_id], vga_control);
245 }
246}
247
248static void atombios_powergate_crtc(struct drm_crtc *crtc, int state)
249{
250 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
251 struct drm_device *dev = crtc->dev;
252 struct radeon_device *rdev = dev->dev_private;
253 int index = GetIndexIntoMasterTable(COMMAND, EnableDispPowerGating);
254 ENABLE_DISP_POWER_GATING_PARAMETERS_V2_1 args;
255
256 memset(&args, 0, sizeof(args));
257
258 args.ucDispPipeId = radeon_crtc->crtc_id;
259 args.ucEnable = state;
260
261 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
262}
263
264void atombios_crtc_dpms(struct drm_crtc *crtc, int mode)
265{
266 struct drm_device *dev = crtc->dev;
267 struct radeon_device *rdev = dev->dev_private;
268 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
269
270 switch (mode) {
271 case DRM_MODE_DPMS_ON:
272 radeon_crtc->enabled = true;
273 atombios_enable_crtc(crtc, ATOM_ENABLE);
274 if (ASIC_IS_DCE3(rdev) && !ASIC_IS_DCE6(rdev))
275 atombios_enable_crtc_memreq(crtc, ATOM_ENABLE);
276 atombios_blank_crtc(crtc, ATOM_DISABLE);
277 drm_vblank_post_modeset(dev, radeon_crtc->crtc_id);
278 radeon_crtc_load_lut(crtc);
279 break;
280 case DRM_MODE_DPMS_STANDBY:
281 case DRM_MODE_DPMS_SUSPEND:
282 case DRM_MODE_DPMS_OFF:
283 drm_vblank_pre_modeset(dev, radeon_crtc->crtc_id);
284 if (radeon_crtc->enabled)
285 atombios_blank_crtc(crtc, ATOM_ENABLE);
286 if (ASIC_IS_DCE3(rdev) && !ASIC_IS_DCE6(rdev))
287 atombios_enable_crtc_memreq(crtc, ATOM_DISABLE);
288 atombios_enable_crtc(crtc, ATOM_DISABLE);
289 radeon_crtc->enabled = false;
290 break;
291 }
292 /* adjust pm to dpms */
293 radeon_pm_compute_clocks(rdev);
294}
295
296static void
297atombios_set_crtc_dtd_timing(struct drm_crtc *crtc,
298 struct drm_display_mode *mode)
299{
300 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
301 struct drm_device *dev = crtc->dev;
302 struct radeon_device *rdev = dev->dev_private;
303 SET_CRTC_USING_DTD_TIMING_PARAMETERS args;
304 int index = GetIndexIntoMasterTable(COMMAND, SetCRTC_UsingDTDTiming);
305 u16 misc = 0;
306
307 memset(&args, 0, sizeof(args));
308 args.usH_Size = cpu_to_le16(mode->crtc_hdisplay - (radeon_crtc->h_border * 2));
309 args.usH_Blanking_Time =
310 cpu_to_le16(mode->crtc_hblank_end - mode->crtc_hdisplay + (radeon_crtc->h_border * 2));
311 args.usV_Size = cpu_to_le16(mode->crtc_vdisplay - (radeon_crtc->v_border * 2));
312 args.usV_Blanking_Time =
313 cpu_to_le16(mode->crtc_vblank_end - mode->crtc_vdisplay + (radeon_crtc->v_border * 2));
314 args.usH_SyncOffset =
315 cpu_to_le16(mode->crtc_hsync_start - mode->crtc_hdisplay + radeon_crtc->h_border);
316 args.usH_SyncWidth =
317 cpu_to_le16(mode->crtc_hsync_end - mode->crtc_hsync_start);
318 args.usV_SyncOffset =
319 cpu_to_le16(mode->crtc_vsync_start - mode->crtc_vdisplay + radeon_crtc->v_border);
320 args.usV_SyncWidth =
321 cpu_to_le16(mode->crtc_vsync_end - mode->crtc_vsync_start);
322 args.ucH_Border = radeon_crtc->h_border;
323 args.ucV_Border = radeon_crtc->v_border;
324
325 if (mode->flags & DRM_MODE_FLAG_NVSYNC)
326 misc |= ATOM_VSYNC_POLARITY;
327 if (mode->flags & DRM_MODE_FLAG_NHSYNC)
328 misc |= ATOM_HSYNC_POLARITY;
329 if (mode->flags & DRM_MODE_FLAG_CSYNC)
330 misc |= ATOM_COMPOSITESYNC;
331 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
332 misc |= ATOM_INTERLACE;
333 if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
334 misc |= ATOM_DOUBLE_CLOCK_MODE;
335
336 args.susModeMiscInfo.usAccess = cpu_to_le16(misc);
337 args.ucCRTC = radeon_crtc->crtc_id;
338
339 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
340}
341
342static void atombios_crtc_set_timing(struct drm_crtc *crtc,
343 struct drm_display_mode *mode)
344{
345 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
346 struct drm_device *dev = crtc->dev;
347 struct radeon_device *rdev = dev->dev_private;
348 SET_CRTC_TIMING_PARAMETERS_PS_ALLOCATION args;
349 int index = GetIndexIntoMasterTable(COMMAND, SetCRTC_Timing);
350 u16 misc = 0;
351
352 memset(&args, 0, sizeof(args));
353 args.usH_Total = cpu_to_le16(mode->crtc_htotal);
354 args.usH_Disp = cpu_to_le16(mode->crtc_hdisplay);
355 args.usH_SyncStart = cpu_to_le16(mode->crtc_hsync_start);
356 args.usH_SyncWidth =
357 cpu_to_le16(mode->crtc_hsync_end - mode->crtc_hsync_start);
358 args.usV_Total = cpu_to_le16(mode->crtc_vtotal);
359 args.usV_Disp = cpu_to_le16(mode->crtc_vdisplay);
360 args.usV_SyncStart = cpu_to_le16(mode->crtc_vsync_start);
361 args.usV_SyncWidth =
362 cpu_to_le16(mode->crtc_vsync_end - mode->crtc_vsync_start);
363
364 args.ucOverscanRight = radeon_crtc->h_border;
365 args.ucOverscanLeft = radeon_crtc->h_border;
366 args.ucOverscanBottom = radeon_crtc->v_border;
367 args.ucOverscanTop = radeon_crtc->v_border;
368
369 if (mode->flags & DRM_MODE_FLAG_NVSYNC)
370 misc |= ATOM_VSYNC_POLARITY;
371 if (mode->flags & DRM_MODE_FLAG_NHSYNC)
372 misc |= ATOM_HSYNC_POLARITY;
373 if (mode->flags & DRM_MODE_FLAG_CSYNC)
374 misc |= ATOM_COMPOSITESYNC;
375 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
376 misc |= ATOM_INTERLACE;
377 if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
378 misc |= ATOM_DOUBLE_CLOCK_MODE;
379
380 args.susModeMiscInfo.usAccess = cpu_to_le16(misc);
381 args.ucCRTC = radeon_crtc->crtc_id;
382
383 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
384}
385
386static void atombios_disable_ss(struct radeon_device *rdev, int pll_id)
387{
388 u32 ss_cntl;
389
390 if (ASIC_IS_DCE4(rdev)) {
391 switch (pll_id) {
392 case ATOM_PPLL1:
393 ss_cntl = RREG32(EVERGREEN_P1PLL_SS_CNTL);
394 ss_cntl &= ~EVERGREEN_PxPLL_SS_EN;
395 WREG32(EVERGREEN_P1PLL_SS_CNTL, ss_cntl);
396 break;
397 case ATOM_PPLL2:
398 ss_cntl = RREG32(EVERGREEN_P2PLL_SS_CNTL);
399 ss_cntl &= ~EVERGREEN_PxPLL_SS_EN;
400 WREG32(EVERGREEN_P2PLL_SS_CNTL, ss_cntl);
401 break;
402 case ATOM_DCPLL:
403 case ATOM_PPLL_INVALID:
404 return;
405 }
406 } else if (ASIC_IS_AVIVO(rdev)) {
407 switch (pll_id) {
408 case ATOM_PPLL1:
409 ss_cntl = RREG32(AVIVO_P1PLL_INT_SS_CNTL);
410 ss_cntl &= ~1;
411 WREG32(AVIVO_P1PLL_INT_SS_CNTL, ss_cntl);
412 break;
413 case ATOM_PPLL2:
414 ss_cntl = RREG32(AVIVO_P2PLL_INT_SS_CNTL);
415 ss_cntl &= ~1;
416 WREG32(AVIVO_P2PLL_INT_SS_CNTL, ss_cntl);
417 break;
418 case ATOM_DCPLL:
419 case ATOM_PPLL_INVALID:
420 return;
421 }
422 }
423}
424
425
426union atom_enable_ss {
427 ENABLE_LVDS_SS_PARAMETERS lvds_ss;
428 ENABLE_LVDS_SS_PARAMETERS_V2 lvds_ss_2;
429 ENABLE_SPREAD_SPECTRUM_ON_PPLL_PS_ALLOCATION v1;
430 ENABLE_SPREAD_SPECTRUM_ON_PPLL_V2 v2;
431 ENABLE_SPREAD_SPECTRUM_ON_PPLL_V3 v3;
432};
433
434static void atombios_crtc_program_ss(struct radeon_device *rdev,
435 int enable,
436 int pll_id,
437 int crtc_id,
438 struct radeon_atom_ss *ss)
439{
440 unsigned i;
441 int index = GetIndexIntoMasterTable(COMMAND, EnableSpreadSpectrumOnPPLL);
442 union atom_enable_ss args;
443
444 if (enable) {
445 /* Don't mess with SS if percentage is 0 or external ss.
446 * SS is already disabled previously, and disabling it
447 * again can cause display problems if the pll is already
448 * programmed.
449 */
450 if (ss->percentage == 0)
451 return;
452 if (ss->type & ATOM_EXTERNAL_SS_MASK)
453 return;
454 } else {
455 for (i = 0; i < rdev->num_crtc; i++) {
456 if (rdev->mode_info.crtcs[i] &&
457 rdev->mode_info.crtcs[i]->enabled &&
458 i != crtc_id &&
459 pll_id == rdev->mode_info.crtcs[i]->pll_id) {
460 /* one other crtc is using this pll don't turn
461 * off spread spectrum as it might turn off
462 * display on active crtc
463 */
464 return;
465 }
466 }
467 }
468
469 memset(&args, 0, sizeof(args));
470
471 if (ASIC_IS_DCE5(rdev)) {
472 args.v3.usSpreadSpectrumAmountFrac = cpu_to_le16(0);
473 args.v3.ucSpreadSpectrumType = ss->type & ATOM_SS_CENTRE_SPREAD_MODE_MASK;
474 switch (pll_id) {
475 case ATOM_PPLL1:
476 args.v3.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V3_P1PLL;
477 break;
478 case ATOM_PPLL2:
479 args.v3.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V3_P2PLL;
480 break;
481 case ATOM_DCPLL:
482 args.v3.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V3_DCPLL;
483 break;
484 case ATOM_PPLL_INVALID:
485 return;
486 }
487 args.v3.usSpreadSpectrumAmount = cpu_to_le16(ss->amount);
488 args.v3.usSpreadSpectrumStep = cpu_to_le16(ss->step);
489 args.v3.ucEnable = enable;
490 } else if (ASIC_IS_DCE4(rdev)) {
491 args.v2.usSpreadSpectrumPercentage = cpu_to_le16(ss->percentage);
492 args.v2.ucSpreadSpectrumType = ss->type & ATOM_SS_CENTRE_SPREAD_MODE_MASK;
493 switch (pll_id) {
494 case ATOM_PPLL1:
495 args.v2.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V2_P1PLL;
496 break;
497 case ATOM_PPLL2:
498 args.v2.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V2_P2PLL;
499 break;
500 case ATOM_DCPLL:
501 args.v2.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V2_DCPLL;
502 break;
503 case ATOM_PPLL_INVALID:
504 return;
505 }
506 args.v2.usSpreadSpectrumAmount = cpu_to_le16(ss->amount);
507 args.v2.usSpreadSpectrumStep = cpu_to_le16(ss->step);
508 args.v2.ucEnable = enable;
509 } else if (ASIC_IS_DCE3(rdev)) {
510 args.v1.usSpreadSpectrumPercentage = cpu_to_le16(ss->percentage);
511 args.v1.ucSpreadSpectrumType = ss->type & ATOM_SS_CENTRE_SPREAD_MODE_MASK;
512 args.v1.ucSpreadSpectrumStep = ss->step;
513 args.v1.ucSpreadSpectrumDelay = ss->delay;
514 args.v1.ucSpreadSpectrumRange = ss->range;
515 args.v1.ucPpll = pll_id;
516 args.v1.ucEnable = enable;
517 } else if (ASIC_IS_AVIVO(rdev)) {
518 if ((enable == ATOM_DISABLE) || (ss->percentage == 0) ||
519 (ss->type & ATOM_EXTERNAL_SS_MASK)) {
520 atombios_disable_ss(rdev, pll_id);
521 return;
522 }
523 args.lvds_ss_2.usSpreadSpectrumPercentage = cpu_to_le16(ss->percentage);
524 args.lvds_ss_2.ucSpreadSpectrumType = ss->type & ATOM_SS_CENTRE_SPREAD_MODE_MASK;
525 args.lvds_ss_2.ucSpreadSpectrumStep = ss->step;
526 args.lvds_ss_2.ucSpreadSpectrumDelay = ss->delay;
527 args.lvds_ss_2.ucSpreadSpectrumRange = ss->range;
528 args.lvds_ss_2.ucEnable = enable;
529 } else {
530 if (enable == ATOM_DISABLE) {
531 atombios_disable_ss(rdev, pll_id);
532 return;
533 }
534 args.lvds_ss.usSpreadSpectrumPercentage = cpu_to_le16(ss->percentage);
535 args.lvds_ss.ucSpreadSpectrumType = ss->type & ATOM_SS_CENTRE_SPREAD_MODE_MASK;
536 args.lvds_ss.ucSpreadSpectrumStepSize_Delay = (ss->step & 3) << 2;
537 args.lvds_ss.ucSpreadSpectrumStepSize_Delay |= (ss->delay & 7) << 4;
538 args.lvds_ss.ucEnable = enable;
539 }
540 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
541}
542
543union adjust_pixel_clock {
544 ADJUST_DISPLAY_PLL_PS_ALLOCATION v1;
545 ADJUST_DISPLAY_PLL_PS_ALLOCATION_V3 v3;
546};
547
548static u32 atombios_adjust_pll(struct drm_crtc *crtc,
549 struct drm_display_mode *mode)
550{
551 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
552 struct drm_device *dev = crtc->dev;
553 struct radeon_device *rdev = dev->dev_private;
554 struct drm_encoder *encoder = radeon_crtc->encoder;
555 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
556 struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);
557 u32 adjusted_clock = mode->clock;
558 int encoder_mode = atombios_get_encoder_mode(encoder);
559 u32 dp_clock = mode->clock;
560 int bpc = radeon_crtc->bpc;
561 bool is_duallink = radeon_dig_monitor_is_duallink(encoder, mode->clock);
562
563 /* reset the pll flags */
564 radeon_crtc->pll_flags = 0;
565
566 if (ASIC_IS_AVIVO(rdev)) {
567 if ((rdev->family == CHIP_RS600) ||
568 (rdev->family == CHIP_RS690) ||
569 (rdev->family == CHIP_RS740))
570 radeon_crtc->pll_flags |= (/*RADEON_PLL_USE_FRAC_FB_DIV |*/
571 RADEON_PLL_PREFER_CLOSEST_LOWER);
572
573 if (ASIC_IS_DCE32(rdev) && mode->clock > 200000) /* range limits??? */
574 radeon_crtc->pll_flags |= RADEON_PLL_PREFER_HIGH_FB_DIV;
575 else
576 radeon_crtc->pll_flags |= RADEON_PLL_PREFER_LOW_REF_DIV;
577
578 if (rdev->family < CHIP_RV770)
579 radeon_crtc->pll_flags |= RADEON_PLL_PREFER_MINM_OVER_MAXP;
580 /* use frac fb div on APUs */
581 if (ASIC_IS_DCE41(rdev) || ASIC_IS_DCE61(rdev) || ASIC_IS_DCE8(rdev))
582 radeon_crtc->pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;
583 /* use frac fb div on RS780/RS880 */
584 if ((rdev->family == CHIP_RS780) || (rdev->family == CHIP_RS880))
585 radeon_crtc->pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;
586 if (ASIC_IS_DCE32(rdev) && mode->clock > 165000)
587 radeon_crtc->pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;
588 } else {
589 radeon_crtc->pll_flags |= RADEON_PLL_LEGACY;
590
591 if (mode->clock > 200000) /* range limits??? */
592 radeon_crtc->pll_flags |= RADEON_PLL_PREFER_HIGH_FB_DIV;
593 else
594 radeon_crtc->pll_flags |= RADEON_PLL_PREFER_LOW_REF_DIV;
595 }
596
597 if ((radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT | ATOM_DEVICE_DFP_SUPPORT)) ||
598 (radeon_encoder_get_dp_bridge_encoder_id(encoder) != ENCODER_OBJECT_ID_NONE)) {
599 if (connector) {
600 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
601 struct radeon_connector_atom_dig *dig_connector =
602 radeon_connector->con_priv;
603
604 dp_clock = dig_connector->dp_clock;
605 }
606 }
607
608 /* use recommended ref_div for ss */
609 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
610 if (radeon_crtc->ss_enabled) {
611 if (radeon_crtc->ss.refdiv) {
612 radeon_crtc->pll_flags |= RADEON_PLL_USE_REF_DIV;
613 radeon_crtc->pll_reference_div = radeon_crtc->ss.refdiv;
614 if (ASIC_IS_AVIVO(rdev))
615 radeon_crtc->pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;
616 }
617 }
618 }
619
620 if (ASIC_IS_AVIVO(rdev)) {
621 /* DVO wants 2x pixel clock if the DVO chip is in 12 bit mode */
622 if (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1)
623 adjusted_clock = mode->clock * 2;
624 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
625 radeon_crtc->pll_flags |= RADEON_PLL_PREFER_CLOSEST_LOWER;
626 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
627 radeon_crtc->pll_flags |= RADEON_PLL_IS_LCD;
628 } else {
629 if (encoder->encoder_type != DRM_MODE_ENCODER_DAC)
630 radeon_crtc->pll_flags |= RADEON_PLL_NO_ODD_POST_DIV;
631 if (encoder->encoder_type == DRM_MODE_ENCODER_LVDS)
632 radeon_crtc->pll_flags |= RADEON_PLL_USE_REF_DIV;
633 }
634
635 /* DCE3+ has an AdjustDisplayPll that will adjust the pixel clock
636 * accordingly based on the encoder/transmitter to work around
637 * special hw requirements.
638 */
639 if (ASIC_IS_DCE3(rdev)) {
640 union adjust_pixel_clock args;
641 u8 frev, crev;
642 int index;
643
644 index = GetIndexIntoMasterTable(COMMAND, AdjustDisplayPll);
645 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev,
646 &crev))
647 return adjusted_clock;
648
649 memset(&args, 0, sizeof(args));
650
651 switch (frev) {
652 case 1:
653 switch (crev) {
654 case 1:
655 case 2:
656 args.v1.usPixelClock = cpu_to_le16(mode->clock / 10);
657 args.v1.ucTransmitterID = radeon_encoder->encoder_id;
658 args.v1.ucEncodeMode = encoder_mode;
659 if (radeon_crtc->ss_enabled && radeon_crtc->ss.percentage)
660 args.v1.ucConfig |=
661 ADJUST_DISPLAY_CONFIG_SS_ENABLE;
662
663 atom_execute_table(rdev->mode_info.atom_context,
664 index, (uint32_t *)&args);
665 adjusted_clock = le16_to_cpu(args.v1.usPixelClock) * 10;
666 break;
667 case 3:
668 args.v3.sInput.usPixelClock = cpu_to_le16(mode->clock / 10);
669 args.v3.sInput.ucTransmitterID = radeon_encoder->encoder_id;
670 args.v3.sInput.ucEncodeMode = encoder_mode;
671 args.v3.sInput.ucDispPllConfig = 0;
672 if (radeon_crtc->ss_enabled && radeon_crtc->ss.percentage)
673 args.v3.sInput.ucDispPllConfig |=
674 DISPPLL_CONFIG_SS_ENABLE;
675 if (ENCODER_MODE_IS_DP(encoder_mode)) {
676 args.v3.sInput.ucDispPllConfig |=
677 DISPPLL_CONFIG_COHERENT_MODE;
678 /* 16200 or 27000 */
679 args.v3.sInput.usPixelClock = cpu_to_le16(dp_clock / 10);
680 } else if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) {
681 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
682 if (encoder_mode == ATOM_ENCODER_MODE_HDMI)
683 /* deep color support */
684 args.v3.sInput.usPixelClock =
685 cpu_to_le16((mode->clock * bpc / 8) / 10);
686 if (dig->coherent_mode)
687 args.v3.sInput.ucDispPllConfig |=
688 DISPPLL_CONFIG_COHERENT_MODE;
689 if (is_duallink)
690 args.v3.sInput.ucDispPllConfig |=
691 DISPPLL_CONFIG_DUAL_LINK;
692 }
693 if (radeon_encoder_get_dp_bridge_encoder_id(encoder) !=
694 ENCODER_OBJECT_ID_NONE)
695 args.v3.sInput.ucExtTransmitterID =
696 radeon_encoder_get_dp_bridge_encoder_id(encoder);
697 else
698 args.v3.sInput.ucExtTransmitterID = 0;
699
700 atom_execute_table(rdev->mode_info.atom_context,
701 index, (uint32_t *)&args);
702 adjusted_clock = le32_to_cpu(args.v3.sOutput.ulDispPllFreq) * 10;
703 if (args.v3.sOutput.ucRefDiv) {
704 radeon_crtc->pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;
705 radeon_crtc->pll_flags |= RADEON_PLL_USE_REF_DIV;
706 radeon_crtc->pll_reference_div = args.v3.sOutput.ucRefDiv;
707 }
708 if (args.v3.sOutput.ucPostDiv) {
709 radeon_crtc->pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;
710 radeon_crtc->pll_flags |= RADEON_PLL_USE_POST_DIV;
711 radeon_crtc->pll_post_div = args.v3.sOutput.ucPostDiv;
712 }
713 break;
714 default:
715 DRM_ERROR("Unknown table version %d %d\n", frev, crev);
716 return adjusted_clock;
717 }
718 break;
719 default:
720 DRM_ERROR("Unknown table version %d %d\n", frev, crev);
721 return adjusted_clock;
722 }
723 }
724 return adjusted_clock;
725}
726
727union set_pixel_clock {
728 SET_PIXEL_CLOCK_PS_ALLOCATION base;
729 PIXEL_CLOCK_PARAMETERS v1;
730 PIXEL_CLOCK_PARAMETERS_V2 v2;
731 PIXEL_CLOCK_PARAMETERS_V3 v3;
732 PIXEL_CLOCK_PARAMETERS_V5 v5;
733 PIXEL_CLOCK_PARAMETERS_V6 v6;
734};
735
736/* on DCE5, make sure the voltage is high enough to support the
737 * required disp clk.
738 */
739static void atombios_crtc_set_disp_eng_pll(struct radeon_device *rdev,
740 u32 dispclk)
741{
742 u8 frev, crev;
743 int index;
744 union set_pixel_clock args;
745
746 memset(&args, 0, sizeof(args));
747
748 index = GetIndexIntoMasterTable(COMMAND, SetPixelClock);
749 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev,
750 &crev))
751 return;
752
753 switch (frev) {
754 case 1:
755 switch (crev) {
756 case 5:
757 /* if the default dcpll clock is specified,
758 * SetPixelClock provides the dividers
759 */
760 args.v5.ucCRTC = ATOM_CRTC_INVALID;
761 args.v5.usPixelClock = cpu_to_le16(dispclk);
762 args.v5.ucPpll = ATOM_DCPLL;
763 break;
764 case 6:
765 /* if the default dcpll clock is specified,
766 * SetPixelClock provides the dividers
767 */
768 args.v6.ulDispEngClkFreq = cpu_to_le32(dispclk);
769 if (ASIC_IS_DCE61(rdev) || ASIC_IS_DCE8(rdev))
770 args.v6.ucPpll = ATOM_EXT_PLL1;
771 else if (ASIC_IS_DCE6(rdev))
772 args.v6.ucPpll = ATOM_PPLL0;
773 else
774 args.v6.ucPpll = ATOM_DCPLL;
775 break;
776 default:
777 DRM_ERROR("Unknown table version %d %d\n", frev, crev);
778 return;
779 }
780 break;
781 default:
782 DRM_ERROR("Unknown table version %d %d\n", frev, crev);
783 return;
784 }
785 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
786}
787
788static void atombios_crtc_program_pll(struct drm_crtc *crtc,
789 u32 crtc_id,
790 int pll_id,
791 u32 encoder_mode,
792 u32 encoder_id,
793 u32 clock,
794 u32 ref_div,
795 u32 fb_div,
796 u32 frac_fb_div,
797 u32 post_div,
798 int bpc,
799 bool ss_enabled,
800 struct radeon_atom_ss *ss)
801{
802 struct drm_device *dev = crtc->dev;
803 struct radeon_device *rdev = dev->dev_private;
804 u8 frev, crev;
805 int index = GetIndexIntoMasterTable(COMMAND, SetPixelClock);
806 union set_pixel_clock args;
807
808 memset(&args, 0, sizeof(args));
809
810 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev,
811 &crev))
812 return;
813
814 switch (frev) {
815 case 1:
816 switch (crev) {
817 case 1:
818 if (clock == ATOM_DISABLE)
819 return;
820 args.v1.usPixelClock = cpu_to_le16(clock / 10);
821 args.v1.usRefDiv = cpu_to_le16(ref_div);
822 args.v1.usFbDiv = cpu_to_le16(fb_div);
823 args.v1.ucFracFbDiv = frac_fb_div;
824 args.v1.ucPostDiv = post_div;
825 args.v1.ucPpll = pll_id;
826 args.v1.ucCRTC = crtc_id;
827 args.v1.ucRefDivSrc = 1;
828 break;
829 case 2:
830 args.v2.usPixelClock = cpu_to_le16(clock / 10);
831 args.v2.usRefDiv = cpu_to_le16(ref_div);
832 args.v2.usFbDiv = cpu_to_le16(fb_div);
833 args.v2.ucFracFbDiv = frac_fb_div;
834 args.v2.ucPostDiv = post_div;
835 args.v2.ucPpll = pll_id;
836 args.v2.ucCRTC = crtc_id;
837 args.v2.ucRefDivSrc = 1;
838 break;
839 case 3:
840 args.v3.usPixelClock = cpu_to_le16(clock / 10);
841 args.v3.usRefDiv = cpu_to_le16(ref_div);
842 args.v3.usFbDiv = cpu_to_le16(fb_div);
843 args.v3.ucFracFbDiv = frac_fb_div;
844 args.v3.ucPostDiv = post_div;
845 args.v3.ucPpll = pll_id;
846 if (crtc_id == ATOM_CRTC2)
847 args.v3.ucMiscInfo = PIXEL_CLOCK_MISC_CRTC_SEL_CRTC2;
848 else
849 args.v3.ucMiscInfo = PIXEL_CLOCK_MISC_CRTC_SEL_CRTC1;
850 if (ss_enabled && (ss->type & ATOM_EXTERNAL_SS_MASK))
851 args.v3.ucMiscInfo |= PIXEL_CLOCK_MISC_REF_DIV_SRC;
852 args.v3.ucTransmitterId = encoder_id;
853 args.v3.ucEncoderMode = encoder_mode;
854 break;
855 case 5:
856 args.v5.ucCRTC = crtc_id;
857 args.v5.usPixelClock = cpu_to_le16(clock / 10);
858 args.v5.ucRefDiv = ref_div;
859 args.v5.usFbDiv = cpu_to_le16(fb_div);
860 args.v5.ulFbDivDecFrac = cpu_to_le32(frac_fb_div * 100000);
861 args.v5.ucPostDiv = post_div;
862 args.v5.ucMiscInfo = 0; /* HDMI depth, etc. */
863 if (ss_enabled && (ss->type & ATOM_EXTERNAL_SS_MASK))
864 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_REF_DIV_SRC;
865 switch (bpc) {
866 case 8:
867 default:
868 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_24BPP;
869 break;
870 case 10:
871 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_30BPP;
872 break;
873 }
874 args.v5.ucTransmitterID = encoder_id;
875 args.v5.ucEncoderMode = encoder_mode;
876 args.v5.ucPpll = pll_id;
877 break;
878 case 6:
879 args.v6.ulDispEngClkFreq = cpu_to_le32(crtc_id << 24 | clock / 10);
880 args.v6.ucRefDiv = ref_div;
881 args.v6.usFbDiv = cpu_to_le16(fb_div);
882 args.v6.ulFbDivDecFrac = cpu_to_le32(frac_fb_div * 100000);
883 args.v6.ucPostDiv = post_div;
884 args.v6.ucMiscInfo = 0; /* HDMI depth, etc. */
885 if (ss_enabled && (ss->type & ATOM_EXTERNAL_SS_MASK))
886 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_REF_DIV_SRC;
887 switch (bpc) {
888 case 8:
889 default:
890 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_24BPP;
891 break;
892 case 10:
893 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_30BPP;
894 break;
895 case 12:
896 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_36BPP;
897 break;
898 case 16:
899 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_48BPP;
900 break;
901 }
902 args.v6.ucTransmitterID = encoder_id;
903 args.v6.ucEncoderMode = encoder_mode;
904 args.v6.ucPpll = pll_id;
905 break;
906 default:
907 DRM_ERROR("Unknown table version %d %d\n", frev, crev);
908 return;
909 }
910 break;
911 default:
912 DRM_ERROR("Unknown table version %d %d\n", frev, crev);
913 return;
914 }
915
916 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
917}
918
919static bool atombios_crtc_prepare_pll(struct drm_crtc *crtc, struct drm_display_mode *mode)
920{
921 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
922 struct drm_device *dev = crtc->dev;
923 struct radeon_device *rdev = dev->dev_private;
924 struct radeon_encoder *radeon_encoder =
925 to_radeon_encoder(radeon_crtc->encoder);
926 int encoder_mode = atombios_get_encoder_mode(radeon_crtc->encoder);
927
928 radeon_crtc->bpc = 8;
929 radeon_crtc->ss_enabled = false;
930
931 if ((radeon_encoder->active_device & (ATOM_DEVICE_LCD_SUPPORT | ATOM_DEVICE_DFP_SUPPORT)) ||
932 (radeon_encoder_get_dp_bridge_encoder_id(radeon_crtc->encoder) != ENCODER_OBJECT_ID_NONE)) {
933 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
934 struct drm_connector *connector =
935 radeon_get_connector_for_encoder(radeon_crtc->encoder);
936 struct radeon_connector *radeon_connector =
937 to_radeon_connector(connector);
938 struct radeon_connector_atom_dig *dig_connector =
939 radeon_connector->con_priv;
940 int dp_clock;
941 radeon_crtc->bpc = radeon_get_monitor_bpc(connector);
942
943 switch (encoder_mode) {
944 case ATOM_ENCODER_MODE_DP_MST:
945 case ATOM_ENCODER_MODE_DP:
946 /* DP/eDP */
947 dp_clock = dig_connector->dp_clock / 10;
948 if (ASIC_IS_DCE4(rdev))
949 radeon_crtc->ss_enabled =
950 radeon_atombios_get_asic_ss_info(rdev, &radeon_crtc->ss,
951 ASIC_INTERNAL_SS_ON_DP,
952 dp_clock);
953 else {
954 if (dp_clock == 16200) {
955 radeon_crtc->ss_enabled =
956 radeon_atombios_get_ppll_ss_info(rdev,
957 &radeon_crtc->ss,
958 ATOM_DP_SS_ID2);
959 if (!radeon_crtc->ss_enabled)
960 radeon_crtc->ss_enabled =
961 radeon_atombios_get_ppll_ss_info(rdev,
962 &radeon_crtc->ss,
963 ATOM_DP_SS_ID1);
964 } else {
965 radeon_crtc->ss_enabled =
966 radeon_atombios_get_ppll_ss_info(rdev,
967 &radeon_crtc->ss,
968 ATOM_DP_SS_ID1);
969 }
970 /* disable spread spectrum on DCE3 DP */
971 radeon_crtc->ss_enabled = false;
972 }
973 break;
974 case ATOM_ENCODER_MODE_LVDS:
975 if (ASIC_IS_DCE4(rdev))
976 radeon_crtc->ss_enabled =
977 radeon_atombios_get_asic_ss_info(rdev,
978 &radeon_crtc->ss,
979 dig->lcd_ss_id,
980 mode->clock / 10);
981 else
982 radeon_crtc->ss_enabled =
983 radeon_atombios_get_ppll_ss_info(rdev,
984 &radeon_crtc->ss,
985 dig->lcd_ss_id);
986 break;
987 case ATOM_ENCODER_MODE_DVI:
988 if (ASIC_IS_DCE4(rdev))
989 radeon_crtc->ss_enabled =
990 radeon_atombios_get_asic_ss_info(rdev,
991 &radeon_crtc->ss,
992 ASIC_INTERNAL_SS_ON_TMDS,
993 mode->clock / 10);
994 break;
995 case ATOM_ENCODER_MODE_HDMI:
996 if (ASIC_IS_DCE4(rdev))
997 radeon_crtc->ss_enabled =
998 radeon_atombios_get_asic_ss_info(rdev,
999 &radeon_crtc->ss,
1000 ASIC_INTERNAL_SS_ON_HDMI,
1001 mode->clock / 10);
1002 break;
1003 default:
1004 break;
1005 }
1006 }
1007
1008 /* adjust pixel clock as needed */
1009 radeon_crtc->adjusted_clock = atombios_adjust_pll(crtc, mode);
1010
1011 return true;
1012}
1013
1014static void atombios_crtc_set_pll(struct drm_crtc *crtc, struct drm_display_mode *mode)
1015{
1016 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1017 struct drm_device *dev = crtc->dev;
1018 struct radeon_device *rdev = dev->dev_private;
1019 struct radeon_encoder *radeon_encoder =
1020 to_radeon_encoder(radeon_crtc->encoder);
1021 u32 pll_clock = mode->clock;
1022 u32 ref_div = 0, fb_div = 0, frac_fb_div = 0, post_div = 0;
1023 struct radeon_pll *pll;
1024 int encoder_mode = atombios_get_encoder_mode(radeon_crtc->encoder);
1025
1026 switch (radeon_crtc->pll_id) {
1027 case ATOM_PPLL1:
1028 pll = &rdev->clock.p1pll;
1029 break;
1030 case ATOM_PPLL2:
1031 pll = &rdev->clock.p2pll;
1032 break;
1033 case ATOM_DCPLL:
1034 case ATOM_PPLL_INVALID:
1035 default:
1036 pll = &rdev->clock.dcpll;
1037 break;
1038 }
1039
1040 /* update pll params */
1041 pll->flags = radeon_crtc->pll_flags;
1042 pll->reference_div = radeon_crtc->pll_reference_div;
1043 pll->post_div = radeon_crtc->pll_post_div;
1044
1045 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
1046 /* TV seems to prefer the legacy algo on some boards */
1047 radeon_compute_pll_legacy(pll, radeon_crtc->adjusted_clock, &pll_clock,
1048 &fb_div, &frac_fb_div, &ref_div, &post_div);
1049 else if (ASIC_IS_AVIVO(rdev))
1050 radeon_compute_pll_avivo(pll, radeon_crtc->adjusted_clock, &pll_clock,
1051 &fb_div, &frac_fb_div, &ref_div, &post_div);
1052 else
1053 radeon_compute_pll_legacy(pll, radeon_crtc->adjusted_clock, &pll_clock,
1054 &fb_div, &frac_fb_div, &ref_div, &post_div);
1055
1056 atombios_crtc_program_ss(rdev, ATOM_DISABLE, radeon_crtc->pll_id,
1057 radeon_crtc->crtc_id, &radeon_crtc->ss);
1058
1059 atombios_crtc_program_pll(crtc, radeon_crtc->crtc_id, radeon_crtc->pll_id,
1060 encoder_mode, radeon_encoder->encoder_id, mode->clock,
1061 ref_div, fb_div, frac_fb_div, post_div,
1062 radeon_crtc->bpc, radeon_crtc->ss_enabled, &radeon_crtc->ss);
1063
1064 if (radeon_crtc->ss_enabled) {
1065 /* calculate ss amount and step size */
1066 if (ASIC_IS_DCE4(rdev)) {
1067 u32 step_size;
1068 u32 amount = (((fb_div * 10) + frac_fb_div) *
1069 (u32)radeon_crtc->ss.percentage) /
1070 (100 * (u32)radeon_crtc->ss.percentage_divider);
1071 radeon_crtc->ss.amount = (amount / 10) & ATOM_PPLL_SS_AMOUNT_V2_FBDIV_MASK;
1072 radeon_crtc->ss.amount |= ((amount - (amount / 10)) << ATOM_PPLL_SS_AMOUNT_V2_NFRAC_SHIFT) &
1073 ATOM_PPLL_SS_AMOUNT_V2_NFRAC_MASK;
1074 if (radeon_crtc->ss.type & ATOM_PPLL_SS_TYPE_V2_CENTRE_SPREAD)
1075 step_size = (4 * amount * ref_div * ((u32)radeon_crtc->ss.rate * 2048)) /
1076 (125 * 25 * pll->reference_freq / 100);
1077 else
1078 step_size = (2 * amount * ref_div * ((u32)radeon_crtc->ss.rate * 2048)) /
1079 (125 * 25 * pll->reference_freq / 100);
1080 radeon_crtc->ss.step = step_size;
1081 }
1082
1083 atombios_crtc_program_ss(rdev, ATOM_ENABLE, radeon_crtc->pll_id,
1084 radeon_crtc->crtc_id, &radeon_crtc->ss);
1085 }
1086}
1087
1088static int dce4_crtc_do_set_base(struct drm_crtc *crtc,
1089 struct drm_framebuffer *fb,
1090 int x, int y, int atomic)
1091{
1092 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1093 struct drm_device *dev = crtc->dev;
1094 struct radeon_device *rdev = dev->dev_private;
1095 struct radeon_framebuffer *radeon_fb;
1096 struct drm_framebuffer *target_fb;
1097 struct drm_gem_object *obj;
1098 struct radeon_bo *rbo;
1099 uint64_t fb_location;
1100 uint32_t fb_format, fb_pitch_pixels, tiling_flags;
1101 unsigned bankw, bankh, mtaspect, tile_split;
1102 u32 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_NONE);
1103 u32 tmp, viewport_w, viewport_h;
1104 int r;
1105
1106 /* no fb bound */
1107 if (!atomic && !crtc->primary->fb) {
1108 DRM_DEBUG_KMS("No FB bound\n");
1109 return 0;
1110 }
1111
1112 if (atomic) {
1113 radeon_fb = to_radeon_framebuffer(fb);
1114 target_fb = fb;
1115 }
1116 else {
1117 radeon_fb = to_radeon_framebuffer(crtc->primary->fb);
1118 target_fb = crtc->primary->fb;
1119 }
1120
1121 /* If atomic, assume fb object is pinned & idle & fenced and
1122 * just update base pointers
1123 */
1124 obj = radeon_fb->obj;
1125 rbo = gem_to_radeon_bo(obj);
1126 r = radeon_bo_reserve(rbo, false);
1127 if (unlikely(r != 0))
1128 return r;
1129
1130 if (atomic)
1131 fb_location = radeon_bo_gpu_offset(rbo);
1132 else {
1133 r = radeon_bo_pin(rbo, RADEON_GEM_DOMAIN_VRAM, &fb_location);
1134 if (unlikely(r != 0)) {
1135 radeon_bo_unreserve(rbo);
1136 return -EINVAL;
1137 }
1138 }
1139
1140 radeon_bo_get_tiling_flags(rbo, &tiling_flags, NULL);
1141 radeon_bo_unreserve(rbo);
1142
1143 switch (target_fb->bits_per_pixel) {
1144 case 8:
1145 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_8BPP) |
1146 EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_INDEXED));
1147 break;
1148 case 15:
1149 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_16BPP) |
1150 EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_ARGB1555));
1151 break;
1152 case 16:
1153 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_16BPP) |
1154 EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_ARGB565));
1155#ifdef __BIG_ENDIAN
1156 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN16);
1157#endif
1158 break;
1159 case 24:
1160 case 32:
1161 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_32BPP) |
1162 EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_ARGB8888));
1163#ifdef __BIG_ENDIAN
1164 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN32);
1165#endif
1166 break;
1167 default:
1168 DRM_ERROR("Unsupported screen depth %d\n",
1169 target_fb->bits_per_pixel);
1170 return -EINVAL;
1171 }
1172
1173 if (tiling_flags & RADEON_TILING_MACRO) {
1174 evergreen_tiling_fields(tiling_flags, &bankw, &bankh, &mtaspect, &tile_split);
1175
1176 /* Set NUM_BANKS. */
1177 if (rdev->family >= CHIP_TAHITI) {
1178 unsigned index, num_banks;
1179
1180 if (rdev->family >= CHIP_BONAIRE) {
1181 unsigned tileb, tile_split_bytes;
1182
1183 /* Calculate the macrotile mode index. */
1184 tile_split_bytes = 64 << tile_split;
1185 tileb = 8 * 8 * target_fb->bits_per_pixel / 8;
1186 tileb = min(tile_split_bytes, tileb);
1187
1188 for (index = 0; tileb > 64; index++)
1189 tileb >>= 1;
1190
1191 if (index >= 16) {
1192 DRM_ERROR("Wrong screen bpp (%u) or tile split (%u)\n",
1193 target_fb->bits_per_pixel, tile_split);
1194 return -EINVAL;
1195 }
1196
1197 num_banks = (rdev->config.cik.macrotile_mode_array[index] >> 6) & 0x3;
1198 } else {
1199 switch (target_fb->bits_per_pixel) {
1200 case 8:
1201 index = 10;
1202 break;
1203 case 16:
1204 index = SI_TILE_MODE_COLOR_2D_SCANOUT_16BPP;
1205 break;
1206 default:
1207 case 32:
1208 index = SI_TILE_MODE_COLOR_2D_SCANOUT_32BPP;
1209 break;
1210 }
1211
1212 num_banks = (rdev->config.si.tile_mode_array[index] >> 20) & 0x3;
1213 }
1214
1215 fb_format |= EVERGREEN_GRPH_NUM_BANKS(num_banks);
1216 } else {
1217 /* NI and older. */
1218 if (rdev->family >= CHIP_CAYMAN)
1219 tmp = rdev->config.cayman.tile_config;
1220 else
1221 tmp = rdev->config.evergreen.tile_config;
1222
1223 switch ((tmp & 0xf0) >> 4) {
1224 case 0: /* 4 banks */
1225 fb_format |= EVERGREEN_GRPH_NUM_BANKS(EVERGREEN_ADDR_SURF_4_BANK);
1226 break;
1227 case 1: /* 8 banks */
1228 default:
1229 fb_format |= EVERGREEN_GRPH_NUM_BANKS(EVERGREEN_ADDR_SURF_8_BANK);
1230 break;
1231 case 2: /* 16 banks */
1232 fb_format |= EVERGREEN_GRPH_NUM_BANKS(EVERGREEN_ADDR_SURF_16_BANK);
1233 break;
1234 }
1235 }
1236
1237 fb_format |= EVERGREEN_GRPH_ARRAY_MODE(EVERGREEN_GRPH_ARRAY_2D_TILED_THIN1);
1238 fb_format |= EVERGREEN_GRPH_TILE_SPLIT(tile_split);
1239 fb_format |= EVERGREEN_GRPH_BANK_WIDTH(bankw);
1240 fb_format |= EVERGREEN_GRPH_BANK_HEIGHT(bankh);
1241 fb_format |= EVERGREEN_GRPH_MACRO_TILE_ASPECT(mtaspect);
1242 if (rdev->family >= CHIP_BONAIRE) {
1243 /* XXX need to know more about the surface tiling mode */
1244 fb_format |= CIK_GRPH_MICRO_TILE_MODE(CIK_DISPLAY_MICRO_TILING);
1245 }
1246 } else if (tiling_flags & RADEON_TILING_MICRO)
1247 fb_format |= EVERGREEN_GRPH_ARRAY_MODE(EVERGREEN_GRPH_ARRAY_1D_TILED_THIN1);
1248
1249 if (rdev->family >= CHIP_BONAIRE) {
1250 /* Read the pipe config from the 2D TILED SCANOUT mode.
1251 * It should be the same for the other modes too, but not all
1252 * modes set the pipe config field. */
1253 u32 pipe_config = (rdev->config.cik.tile_mode_array[10] >> 6) & 0x1f;
1254
1255 fb_format |= CIK_GRPH_PIPE_CONFIG(pipe_config);
1256 } else if ((rdev->family == CHIP_TAHITI) ||
1257 (rdev->family == CHIP_PITCAIRN))
1258 fb_format |= SI_GRPH_PIPE_CONFIG(SI_ADDR_SURF_P8_32x32_8x16);
1259 else if ((rdev->family == CHIP_VERDE) ||
1260 (rdev->family == CHIP_OLAND) ||
1261 (rdev->family == CHIP_HAINAN)) /* for completeness. HAINAN has no display hw */
1262 fb_format |= SI_GRPH_PIPE_CONFIG(SI_ADDR_SURF_P4_8x16);
1263
1264 switch (radeon_crtc->crtc_id) {
1265 case 0:
1266 WREG32(AVIVO_D1VGA_CONTROL, 0);
1267 break;
1268 case 1:
1269 WREG32(AVIVO_D2VGA_CONTROL, 0);
1270 break;
1271 case 2:
1272 WREG32(EVERGREEN_D3VGA_CONTROL, 0);
1273 break;
1274 case 3:
1275 WREG32(EVERGREEN_D4VGA_CONTROL, 0);
1276 break;
1277 case 4:
1278 WREG32(EVERGREEN_D5VGA_CONTROL, 0);
1279 break;
1280 case 5:
1281 WREG32(EVERGREEN_D6VGA_CONTROL, 0);
1282 break;
1283 default:
1284 break;
1285 }
1286
1287 WREG32(EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH + radeon_crtc->crtc_offset,
1288 upper_32_bits(fb_location));
1289 WREG32(EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH + radeon_crtc->crtc_offset,
1290 upper_32_bits(fb_location));
1291 WREG32(EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS + radeon_crtc->crtc_offset,
1292 (u32)fb_location & EVERGREEN_GRPH_SURFACE_ADDRESS_MASK);
1293 WREG32(EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS + radeon_crtc->crtc_offset,
1294 (u32) fb_location & EVERGREEN_GRPH_SURFACE_ADDRESS_MASK);
1295 WREG32(EVERGREEN_GRPH_CONTROL + radeon_crtc->crtc_offset, fb_format);
1296 WREG32(EVERGREEN_GRPH_SWAP_CONTROL + radeon_crtc->crtc_offset, fb_swap);
1297
1298 WREG32(EVERGREEN_GRPH_SURFACE_OFFSET_X + radeon_crtc->crtc_offset, 0);
1299 WREG32(EVERGREEN_GRPH_SURFACE_OFFSET_Y + radeon_crtc->crtc_offset, 0);
1300 WREG32(EVERGREEN_GRPH_X_START + radeon_crtc->crtc_offset, 0);
1301 WREG32(EVERGREEN_GRPH_Y_START + radeon_crtc->crtc_offset, 0);
1302 WREG32(EVERGREEN_GRPH_X_END + radeon_crtc->crtc_offset, target_fb->width);
1303 WREG32(EVERGREEN_GRPH_Y_END + radeon_crtc->crtc_offset, target_fb->height);
1304
1305 fb_pitch_pixels = target_fb->pitches[0] / (target_fb->bits_per_pixel / 8);
1306 WREG32(EVERGREEN_GRPH_PITCH + radeon_crtc->crtc_offset, fb_pitch_pixels);
1307 WREG32(EVERGREEN_GRPH_ENABLE + radeon_crtc->crtc_offset, 1);
1308
1309 if (rdev->family >= CHIP_BONAIRE)
1310 WREG32(CIK_LB_DESKTOP_HEIGHT + radeon_crtc->crtc_offset,
1311 target_fb->height);
1312 else
1313 WREG32(EVERGREEN_DESKTOP_HEIGHT + radeon_crtc->crtc_offset,
1314 target_fb->height);
1315 x &= ~3;
1316 y &= ~1;
1317 WREG32(EVERGREEN_VIEWPORT_START + radeon_crtc->crtc_offset,
1318 (x << 16) | y);
1319 viewport_w = crtc->mode.hdisplay;
1320 viewport_h = (crtc->mode.vdisplay + 1) & ~1;
1321 WREG32(EVERGREEN_VIEWPORT_SIZE + radeon_crtc->crtc_offset,
1322 (viewport_w << 16) | viewport_h);
1323
1324 /* pageflip setup */
1325 /* make sure flip is at vb rather than hb */
1326 tmp = RREG32(EVERGREEN_GRPH_FLIP_CONTROL + radeon_crtc->crtc_offset);
1327 tmp &= ~EVERGREEN_GRPH_SURFACE_UPDATE_H_RETRACE_EN;
1328 WREG32(EVERGREEN_GRPH_FLIP_CONTROL + radeon_crtc->crtc_offset, tmp);
1329
1330 /* set pageflip to happen anywhere in vblank interval */
1331 WREG32(EVERGREEN_MASTER_UPDATE_MODE + radeon_crtc->crtc_offset, 0);
1332
1333 if (!atomic && fb && fb != crtc->primary->fb) {
1334 radeon_fb = to_radeon_framebuffer(fb);
1335 rbo = gem_to_radeon_bo(radeon_fb->obj);
1336 r = radeon_bo_reserve(rbo, false);
1337 if (unlikely(r != 0))
1338 return r;
1339 radeon_bo_unpin(rbo);
1340 radeon_bo_unreserve(rbo);
1341 }
1342
1343 /* Bytes per pixel may have changed */
1344 radeon_bandwidth_update(rdev);
1345
1346 return 0;
1347}
1348
1349static int avivo_crtc_do_set_base(struct drm_crtc *crtc,
1350 struct drm_framebuffer *fb,
1351 int x, int y, int atomic)
1352{
1353 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1354 struct drm_device *dev = crtc->dev;
1355 struct radeon_device *rdev = dev->dev_private;
1356 struct radeon_framebuffer *radeon_fb;
1357 struct drm_gem_object *obj;
1358 struct radeon_bo *rbo;
1359 struct drm_framebuffer *target_fb;
1360 uint64_t fb_location;
1361 uint32_t fb_format, fb_pitch_pixels, tiling_flags;
1362 u32 fb_swap = R600_D1GRPH_SWAP_ENDIAN_NONE;
1363 u32 tmp, viewport_w, viewport_h;
1364 int r;
1365
1366 /* no fb bound */
1367 if (!atomic && !crtc->primary->fb) {
1368 DRM_DEBUG_KMS("No FB bound\n");
1369 return 0;
1370 }
1371
1372 if (atomic) {
1373 radeon_fb = to_radeon_framebuffer(fb);
1374 target_fb = fb;
1375 }
1376 else {
1377 radeon_fb = to_radeon_framebuffer(crtc->primary->fb);
1378 target_fb = crtc->primary->fb;
1379 }
1380
1381 obj = radeon_fb->obj;
1382 rbo = gem_to_radeon_bo(obj);
1383 r = radeon_bo_reserve(rbo, false);
1384 if (unlikely(r != 0))
1385 return r;
1386
1387 /* If atomic, assume fb object is pinned & idle & fenced and
1388 * just update base pointers
1389 */
1390 if (atomic)
1391 fb_location = radeon_bo_gpu_offset(rbo);
1392 else {
1393 r = radeon_bo_pin(rbo, RADEON_GEM_DOMAIN_VRAM, &fb_location);
1394 if (unlikely(r != 0)) {
1395 radeon_bo_unreserve(rbo);
1396 return -EINVAL;
1397 }
1398 }
1399 radeon_bo_get_tiling_flags(rbo, &tiling_flags, NULL);
1400 radeon_bo_unreserve(rbo);
1401
1402 switch (target_fb->bits_per_pixel) {
1403 case 8:
1404 fb_format =
1405 AVIVO_D1GRPH_CONTROL_DEPTH_8BPP |
1406 AVIVO_D1GRPH_CONTROL_8BPP_INDEXED;
1407 break;
1408 case 15:
1409 fb_format =
1410 AVIVO_D1GRPH_CONTROL_DEPTH_16BPP |
1411 AVIVO_D1GRPH_CONTROL_16BPP_ARGB1555;
1412 break;
1413 case 16:
1414 fb_format =
1415 AVIVO_D1GRPH_CONTROL_DEPTH_16BPP |
1416 AVIVO_D1GRPH_CONTROL_16BPP_RGB565;
1417#ifdef __BIG_ENDIAN
1418 fb_swap = R600_D1GRPH_SWAP_ENDIAN_16BIT;
1419#endif
1420 break;
1421 case 24:
1422 case 32:
1423 fb_format =
1424 AVIVO_D1GRPH_CONTROL_DEPTH_32BPP |
1425 AVIVO_D1GRPH_CONTROL_32BPP_ARGB8888;
1426#ifdef __BIG_ENDIAN
1427 fb_swap = R600_D1GRPH_SWAP_ENDIAN_32BIT;
1428#endif
1429 break;
1430 default:
1431 DRM_ERROR("Unsupported screen depth %d\n",
1432 target_fb->bits_per_pixel);
1433 return -EINVAL;
1434 }
1435
1436 if (rdev->family >= CHIP_R600) {
1437 if (tiling_flags & RADEON_TILING_MACRO)
1438 fb_format |= R600_D1GRPH_ARRAY_MODE_2D_TILED_THIN1;
1439 else if (tiling_flags & RADEON_TILING_MICRO)
1440 fb_format |= R600_D1GRPH_ARRAY_MODE_1D_TILED_THIN1;
1441 } else {
1442 if (tiling_flags & RADEON_TILING_MACRO)
1443 fb_format |= AVIVO_D1GRPH_MACRO_ADDRESS_MODE;
1444
1445 if (tiling_flags & RADEON_TILING_MICRO)
1446 fb_format |= AVIVO_D1GRPH_TILED;
1447 }
1448
1449 if (radeon_crtc->crtc_id == 0)
1450 WREG32(AVIVO_D1VGA_CONTROL, 0);
1451 else
1452 WREG32(AVIVO_D2VGA_CONTROL, 0);
1453
1454 if (rdev->family >= CHIP_RV770) {
1455 if (radeon_crtc->crtc_id) {
1456 WREG32(R700_D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, upper_32_bits(fb_location));
1457 WREG32(R700_D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, upper_32_bits(fb_location));
1458 } else {
1459 WREG32(R700_D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, upper_32_bits(fb_location));
1460 WREG32(R700_D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, upper_32_bits(fb_location));
1461 }
1462 }
1463 WREG32(AVIVO_D1GRPH_PRIMARY_SURFACE_ADDRESS + radeon_crtc->crtc_offset,
1464 (u32) fb_location);
1465 WREG32(AVIVO_D1GRPH_SECONDARY_SURFACE_ADDRESS +
1466 radeon_crtc->crtc_offset, (u32) fb_location);
1467 WREG32(AVIVO_D1GRPH_CONTROL + radeon_crtc->crtc_offset, fb_format);
1468 if (rdev->family >= CHIP_R600)
1469 WREG32(R600_D1GRPH_SWAP_CONTROL + radeon_crtc->crtc_offset, fb_swap);
1470
1471 WREG32(AVIVO_D1GRPH_SURFACE_OFFSET_X + radeon_crtc->crtc_offset, 0);
1472 WREG32(AVIVO_D1GRPH_SURFACE_OFFSET_Y + radeon_crtc->crtc_offset, 0);
1473 WREG32(AVIVO_D1GRPH_X_START + radeon_crtc->crtc_offset, 0);
1474 WREG32(AVIVO_D1GRPH_Y_START + radeon_crtc->crtc_offset, 0);
1475 WREG32(AVIVO_D1GRPH_X_END + radeon_crtc->crtc_offset, target_fb->width);
1476 WREG32(AVIVO_D1GRPH_Y_END + radeon_crtc->crtc_offset, target_fb->height);
1477
1478 fb_pitch_pixels = target_fb->pitches[0] / (target_fb->bits_per_pixel / 8);
1479 WREG32(AVIVO_D1GRPH_PITCH + radeon_crtc->crtc_offset, fb_pitch_pixels);
1480 WREG32(AVIVO_D1GRPH_ENABLE + radeon_crtc->crtc_offset, 1);
1481
1482 WREG32(AVIVO_D1MODE_DESKTOP_HEIGHT + radeon_crtc->crtc_offset,
1483 target_fb->height);
1484 x &= ~3;
1485 y &= ~1;
1486 WREG32(AVIVO_D1MODE_VIEWPORT_START + radeon_crtc->crtc_offset,
1487 (x << 16) | y);
1488 viewport_w = crtc->mode.hdisplay;
1489 viewport_h = (crtc->mode.vdisplay + 1) & ~1;
1490 WREG32(AVIVO_D1MODE_VIEWPORT_SIZE + radeon_crtc->crtc_offset,
1491 (viewport_w << 16) | viewport_h);
1492
1493 /* pageflip setup */
1494 /* make sure flip is at vb rather than hb */
1495 tmp = RREG32(AVIVO_D1GRPH_FLIP_CONTROL + radeon_crtc->crtc_offset);
1496 tmp &= ~AVIVO_D1GRPH_SURFACE_UPDATE_H_RETRACE_EN;
1497 WREG32(AVIVO_D1GRPH_FLIP_CONTROL + radeon_crtc->crtc_offset, tmp);
1498
1499 /* set pageflip to happen anywhere in vblank interval */
1500 WREG32(AVIVO_D1MODE_MASTER_UPDATE_MODE + radeon_crtc->crtc_offset, 0);
1501
1502 if (!atomic && fb && fb != crtc->primary->fb) {
1503 radeon_fb = to_radeon_framebuffer(fb);
1504 rbo = gem_to_radeon_bo(radeon_fb->obj);
1505 r = radeon_bo_reserve(rbo, false);
1506 if (unlikely(r != 0))
1507 return r;
1508 radeon_bo_unpin(rbo);
1509 radeon_bo_unreserve(rbo);
1510 }
1511
1512 /* Bytes per pixel may have changed */
1513 radeon_bandwidth_update(rdev);
1514
1515 return 0;
1516}
1517
1518int atombios_crtc_set_base(struct drm_crtc *crtc, int x, int y,
1519 struct drm_framebuffer *old_fb)
1520{
1521 struct drm_device *dev = crtc->dev;
1522 struct radeon_device *rdev = dev->dev_private;
1523
1524 if (ASIC_IS_DCE4(rdev))
1525 return dce4_crtc_do_set_base(crtc, old_fb, x, y, 0);
1526 else if (ASIC_IS_AVIVO(rdev))
1527 return avivo_crtc_do_set_base(crtc, old_fb, x, y, 0);
1528 else
1529 return radeon_crtc_do_set_base(crtc, old_fb, x, y, 0);
1530}
1531
1532int atombios_crtc_set_base_atomic(struct drm_crtc *crtc,
1533 struct drm_framebuffer *fb,
1534 int x, int y, enum mode_set_atomic state)
1535{
1536 struct drm_device *dev = crtc->dev;
1537 struct radeon_device *rdev = dev->dev_private;
1538
1539 if (ASIC_IS_DCE4(rdev))
1540 return dce4_crtc_do_set_base(crtc, fb, x, y, 1);
1541 else if (ASIC_IS_AVIVO(rdev))
1542 return avivo_crtc_do_set_base(crtc, fb, x, y, 1);
1543 else
1544 return radeon_crtc_do_set_base(crtc, fb, x, y, 1);
1545}
1546
1547/* properly set additional regs when using atombios */
1548static void radeon_legacy_atom_fixup(struct drm_crtc *crtc)
1549{
1550 struct drm_device *dev = crtc->dev;
1551 struct radeon_device *rdev = dev->dev_private;
1552 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1553 u32 disp_merge_cntl;
1554
1555 switch (radeon_crtc->crtc_id) {
1556 case 0:
1557 disp_merge_cntl = RREG32(RADEON_DISP_MERGE_CNTL);
1558 disp_merge_cntl &= ~RADEON_DISP_RGB_OFFSET_EN;
1559 WREG32(RADEON_DISP_MERGE_CNTL, disp_merge_cntl);
1560 break;
1561 case 1:
1562 disp_merge_cntl = RREG32(RADEON_DISP2_MERGE_CNTL);
1563 disp_merge_cntl &= ~RADEON_DISP2_RGB_OFFSET_EN;
1564 WREG32(RADEON_DISP2_MERGE_CNTL, disp_merge_cntl);
1565 WREG32(RADEON_FP_H2_SYNC_STRT_WID, RREG32(RADEON_CRTC2_H_SYNC_STRT_WID));
1566 WREG32(RADEON_FP_V2_SYNC_STRT_WID, RREG32(RADEON_CRTC2_V_SYNC_STRT_WID));
1567 break;
1568 }
1569}
1570
1571/**
1572 * radeon_get_pll_use_mask - look up a mask of which pplls are in use
1573 *
1574 * @crtc: drm crtc
1575 *
1576 * Returns the mask of which PPLLs (Pixel PLLs) are in use.
1577 */
1578static u32 radeon_get_pll_use_mask(struct drm_crtc *crtc)
1579{
1580 struct drm_device *dev = crtc->dev;
1581 struct drm_crtc *test_crtc;
1582 struct radeon_crtc *test_radeon_crtc;
1583 u32 pll_in_use = 0;
1584
1585 list_for_each_entry(test_crtc, &dev->mode_config.crtc_list, head) {
1586 if (crtc == test_crtc)
1587 continue;
1588
1589 test_radeon_crtc = to_radeon_crtc(test_crtc);
1590 if (test_radeon_crtc->pll_id != ATOM_PPLL_INVALID)
1591 pll_in_use |= (1 << test_radeon_crtc->pll_id);
1592 }
1593 return pll_in_use;
1594}
1595
1596/**
1597 * radeon_get_shared_dp_ppll - return the PPLL used by another crtc for DP
1598 *
1599 * @crtc: drm crtc
1600 *
1601 * Returns the PPLL (Pixel PLL) used by another crtc/encoder which is
1602 * also in DP mode. For DP, a single PPLL can be used for all DP
1603 * crtcs/encoders.
1604 */
1605static int radeon_get_shared_dp_ppll(struct drm_crtc *crtc)
1606{
1607 struct drm_device *dev = crtc->dev;
1608 struct drm_crtc *test_crtc;
1609 struct radeon_crtc *test_radeon_crtc;
1610
1611 list_for_each_entry(test_crtc, &dev->mode_config.crtc_list, head) {
1612 if (crtc == test_crtc)
1613 continue;
1614 test_radeon_crtc = to_radeon_crtc(test_crtc);
1615 if (test_radeon_crtc->encoder &&
1616 ENCODER_MODE_IS_DP(atombios_get_encoder_mode(test_radeon_crtc->encoder))) {
1617 /* for DP use the same PLL for all */
1618 if (test_radeon_crtc->pll_id != ATOM_PPLL_INVALID)
1619 return test_radeon_crtc->pll_id;
1620 }
1621 }
1622 return ATOM_PPLL_INVALID;
1623}
1624
1625/**
1626 * radeon_get_shared_nondp_ppll - return the PPLL used by another non-DP crtc
1627 *
1628 * @crtc: drm crtc
1629 * @encoder: drm encoder
1630 *
1631 * Returns the PPLL (Pixel PLL) used by another non-DP crtc/encoder which can
1632 * be shared (i.e., same clock).
1633 */
1634static int radeon_get_shared_nondp_ppll(struct drm_crtc *crtc)
1635{
1636 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1637 struct drm_device *dev = crtc->dev;
1638 struct drm_crtc *test_crtc;
1639 struct radeon_crtc *test_radeon_crtc;
1640 u32 adjusted_clock, test_adjusted_clock;
1641
1642 adjusted_clock = radeon_crtc->adjusted_clock;
1643
1644 if (adjusted_clock == 0)
1645 return ATOM_PPLL_INVALID;
1646
1647 list_for_each_entry(test_crtc, &dev->mode_config.crtc_list, head) {
1648 if (crtc == test_crtc)
1649 continue;
1650 test_radeon_crtc = to_radeon_crtc(test_crtc);
1651 if (test_radeon_crtc->encoder &&
1652 !ENCODER_MODE_IS_DP(atombios_get_encoder_mode(test_radeon_crtc->encoder))) {
1653 /* check if we are already driving this connector with another crtc */
1654 if (test_radeon_crtc->connector == radeon_crtc->connector) {
1655 /* if we are, return that pll */
1656 if (test_radeon_crtc->pll_id != ATOM_PPLL_INVALID)
1657 return test_radeon_crtc->pll_id;
1658 }
1659 /* for non-DP check the clock */
1660 test_adjusted_clock = test_radeon_crtc->adjusted_clock;
1661 if ((crtc->mode.clock == test_crtc->mode.clock) &&
1662 (adjusted_clock == test_adjusted_clock) &&
1663 (radeon_crtc->ss_enabled == test_radeon_crtc->ss_enabled) &&
1664 (test_radeon_crtc->pll_id != ATOM_PPLL_INVALID))
1665 return test_radeon_crtc->pll_id;
1666 }
1667 }
1668 return ATOM_PPLL_INVALID;
1669}
1670
1671/**
1672 * radeon_atom_pick_pll - Allocate a PPLL for use by the crtc.
1673 *
1674 * @crtc: drm crtc
1675 *
1676 * Returns the PPLL (Pixel PLL) to be used by the crtc. For DP monitors
1677 * a single PPLL can be used for all DP crtcs/encoders. For non-DP
1678 * monitors a dedicated PPLL must be used. If a particular board has
1679 * an external DP PLL, return ATOM_PPLL_INVALID to skip PLL programming
1680 * as there is no need to program the PLL itself. If we are not able to
1681 * allocate a PLL, return ATOM_PPLL_INVALID to skip PLL programming to
1682 * avoid messing up an existing monitor.
1683 *
1684 * Asic specific PLL information
1685 *
1686 * DCE 8.x
1687 * KB/KV
1688 * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP)
1689 * CI
1690 * - PPLL0, PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
1691 *
1692 * DCE 6.1
1693 * - PPLL2 is only available to UNIPHYA (both DP and non-DP)
1694 * - PPLL0, PPLL1 are available for UNIPHYB/C/D/E/F (both DP and non-DP)
1695 *
1696 * DCE 6.0
1697 * - PPLL0 is available to all UNIPHY (DP only)
1698 * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
1699 *
1700 * DCE 5.0
1701 * - DCPLL is available to all UNIPHY (DP only)
1702 * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
1703 *
1704 * DCE 3.0/4.0/4.1
1705 * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
1706 *
1707 */
1708static int radeon_atom_pick_pll(struct drm_crtc *crtc)
1709{
1710 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1711 struct drm_device *dev = crtc->dev;
1712 struct radeon_device *rdev = dev->dev_private;
1713 struct radeon_encoder *radeon_encoder =
1714 to_radeon_encoder(radeon_crtc->encoder);
1715 u32 pll_in_use;
1716 int pll;
1717
1718 if (ASIC_IS_DCE8(rdev)) {
1719 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc->encoder))) {
1720 if (rdev->clock.dp_extclk)
1721 /* skip PPLL programming if using ext clock */
1722 return ATOM_PPLL_INVALID;
1723 else {
1724 /* use the same PPLL for all DP monitors */
1725 pll = radeon_get_shared_dp_ppll(crtc);
1726 if (pll != ATOM_PPLL_INVALID)
1727 return pll;
1728 }
1729 } else {
1730 /* use the same PPLL for all monitors with the same clock */
1731 pll = radeon_get_shared_nondp_ppll(crtc);
1732 if (pll != ATOM_PPLL_INVALID)
1733 return pll;
1734 }
1735 /* otherwise, pick one of the plls */
1736 if ((rdev->family == CHIP_KAVERI) ||
1737 (rdev->family == CHIP_KABINI) ||
1738 (rdev->family == CHIP_MULLINS)) {
1739 /* KB/KV/ML has PPLL1 and PPLL2 */
1740 pll_in_use = radeon_get_pll_use_mask(crtc);
1741 if (!(pll_in_use & (1 << ATOM_PPLL2)))
1742 return ATOM_PPLL2;
1743 if (!(pll_in_use & (1 << ATOM_PPLL1)))
1744 return ATOM_PPLL1;
1745 DRM_ERROR("unable to allocate a PPLL\n");
1746 return ATOM_PPLL_INVALID;
1747 } else {
1748 /* CI has PPLL0, PPLL1, and PPLL2 */
1749 pll_in_use = radeon_get_pll_use_mask(crtc);
1750 if (!(pll_in_use & (1 << ATOM_PPLL2)))
1751 return ATOM_PPLL2;
1752 if (!(pll_in_use & (1 << ATOM_PPLL1)))
1753 return ATOM_PPLL1;
1754 if (!(pll_in_use & (1 << ATOM_PPLL0)))
1755 return ATOM_PPLL0;
1756 DRM_ERROR("unable to allocate a PPLL\n");
1757 return ATOM_PPLL_INVALID;
1758 }
1759 } else if (ASIC_IS_DCE61(rdev)) {
1760 struct radeon_encoder_atom_dig *dig =
1761 radeon_encoder->enc_priv;
1762
1763 if ((radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_UNIPHY) &&
1764 (dig->linkb == false))
1765 /* UNIPHY A uses PPLL2 */
1766 return ATOM_PPLL2;
1767 else if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc->encoder))) {
1768 /* UNIPHY B/C/D/E/F */
1769 if (rdev->clock.dp_extclk)
1770 /* skip PPLL programming if using ext clock */
1771 return ATOM_PPLL_INVALID;
1772 else {
1773 /* use the same PPLL for all DP monitors */
1774 pll = radeon_get_shared_dp_ppll(crtc);
1775 if (pll != ATOM_PPLL_INVALID)
1776 return pll;
1777 }
1778 } else {
1779 /* use the same PPLL for all monitors with the same clock */
1780 pll = radeon_get_shared_nondp_ppll(crtc);
1781 if (pll != ATOM_PPLL_INVALID)
1782 return pll;
1783 }
1784 /* UNIPHY B/C/D/E/F */
1785 pll_in_use = radeon_get_pll_use_mask(crtc);
1786 if (!(pll_in_use & (1 << ATOM_PPLL0)))
1787 return ATOM_PPLL0;
1788 if (!(pll_in_use & (1 << ATOM_PPLL1)))
1789 return ATOM_PPLL1;
1790 DRM_ERROR("unable to allocate a PPLL\n");
1791 return ATOM_PPLL_INVALID;
1792 } else if (ASIC_IS_DCE41(rdev)) {
1793 /* Don't share PLLs on DCE4.1 chips */
1794 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc->encoder))) {
1795 if (rdev->clock.dp_extclk)
1796 /* skip PPLL programming if using ext clock */
1797 return ATOM_PPLL_INVALID;
1798 }
1799 pll_in_use = radeon_get_pll_use_mask(crtc);
1800 if (!(pll_in_use & (1 << ATOM_PPLL1)))
1801 return ATOM_PPLL1;
1802 if (!(pll_in_use & (1 << ATOM_PPLL2)))
1803 return ATOM_PPLL2;
1804 DRM_ERROR("unable to allocate a PPLL\n");
1805 return ATOM_PPLL_INVALID;
1806 } else if (ASIC_IS_DCE4(rdev)) {
1807 /* in DP mode, the DP ref clock can come from PPLL, DCPLL, or ext clock,
1808 * depending on the asic:
1809 * DCE4: PPLL or ext clock
1810 * DCE5: PPLL, DCPLL, or ext clock
1811 * DCE6: PPLL, PPLL0, or ext clock
1812 *
1813 * Setting ATOM_PPLL_INVALID will cause SetPixelClock to skip
1814 * PPLL/DCPLL programming and only program the DP DTO for the
1815 * crtc virtual pixel clock.
1816 */
1817 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc->encoder))) {
1818 if (rdev->clock.dp_extclk)
1819 /* skip PPLL programming if using ext clock */
1820 return ATOM_PPLL_INVALID;
1821 else if (ASIC_IS_DCE6(rdev))
1822 /* use PPLL0 for all DP */
1823 return ATOM_PPLL0;
1824 else if (ASIC_IS_DCE5(rdev))
1825 /* use DCPLL for all DP */
1826 return ATOM_DCPLL;
1827 else {
1828 /* use the same PPLL for all DP monitors */
1829 pll = radeon_get_shared_dp_ppll(crtc);
1830 if (pll != ATOM_PPLL_INVALID)
1831 return pll;
1832 }
1833 } else {
1834 /* use the same PPLL for all monitors with the same clock */
1835 pll = radeon_get_shared_nondp_ppll(crtc);
1836 if (pll != ATOM_PPLL_INVALID)
1837 return pll;
1838 }
1839 /* all other cases */
1840 pll_in_use = radeon_get_pll_use_mask(crtc);
1841 if (!(pll_in_use & (1 << ATOM_PPLL1)))
1842 return ATOM_PPLL1;
1843 if (!(pll_in_use & (1 << ATOM_PPLL2)))
1844 return ATOM_PPLL2;
1845 DRM_ERROR("unable to allocate a PPLL\n");
1846 return ATOM_PPLL_INVALID;
1847 } else {
1848 /* on pre-R5xx asics, the crtc to pll mapping is hardcoded */
1849 /* some atombios (observed in some DCE2/DCE3) code have a bug,
1850 * the matching btw pll and crtc is done through
1851 * PCLK_CRTC[1|2]_CNTL (0x480/0x484) but atombios code use the
1852 * pll (1 or 2) to select which register to write. ie if using
1853 * pll1 it will use PCLK_CRTC1_CNTL (0x480) and if using pll2
1854 * it will use PCLK_CRTC2_CNTL (0x484), it then use crtc id to
1855 * choose which value to write. Which is reverse order from
1856 * register logic. So only case that works is when pllid is
1857 * same as crtcid or when both pll and crtc are enabled and
1858 * both use same clock.
1859 *
1860 * So just return crtc id as if crtc and pll were hard linked
1861 * together even if they aren't
1862 */
1863 return radeon_crtc->crtc_id;
1864 }
1865}
1866
1867void radeon_atom_disp_eng_pll_init(struct radeon_device *rdev)
1868{
1869 /* always set DCPLL */
1870 if (ASIC_IS_DCE6(rdev))
1871 atombios_crtc_set_disp_eng_pll(rdev, rdev->clock.default_dispclk);
1872 else if (ASIC_IS_DCE4(rdev)) {
1873 struct radeon_atom_ss ss;
1874 bool ss_enabled = radeon_atombios_get_asic_ss_info(rdev, &ss,
1875 ASIC_INTERNAL_SS_ON_DCPLL,
1876 rdev->clock.default_dispclk);
1877 if (ss_enabled)
1878 atombios_crtc_program_ss(rdev, ATOM_DISABLE, ATOM_DCPLL, -1, &ss);
1879 /* XXX: DCE5, make sure voltage, dispclk is high enough */
1880 atombios_crtc_set_disp_eng_pll(rdev, rdev->clock.default_dispclk);
1881 if (ss_enabled)
1882 atombios_crtc_program_ss(rdev, ATOM_ENABLE, ATOM_DCPLL, -1, &ss);
1883 }
1884
1885}
1886
1887int atombios_crtc_mode_set(struct drm_crtc *crtc,
1888 struct drm_display_mode *mode,
1889 struct drm_display_mode *adjusted_mode,
1890 int x, int y, struct drm_framebuffer *old_fb)
1891{
1892 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1893 struct drm_device *dev = crtc->dev;
1894 struct radeon_device *rdev = dev->dev_private;
1895 struct radeon_encoder *radeon_encoder =
1896 to_radeon_encoder(radeon_crtc->encoder);
1897 bool is_tvcv = false;
1898
1899 if (radeon_encoder->active_device &
1900 (ATOM_DEVICE_TV_SUPPORT | ATOM_DEVICE_CV_SUPPORT))
1901 is_tvcv = true;
1902
1903 if (!radeon_crtc->adjusted_clock)
1904 return -EINVAL;
1905
1906 atombios_crtc_set_pll(crtc, adjusted_mode);
1907
1908 if (ASIC_IS_DCE4(rdev))
1909 atombios_set_crtc_dtd_timing(crtc, adjusted_mode);
1910 else if (ASIC_IS_AVIVO(rdev)) {
1911 if (is_tvcv)
1912 atombios_crtc_set_timing(crtc, adjusted_mode);
1913 else
1914 atombios_set_crtc_dtd_timing(crtc, adjusted_mode);
1915 } else {
1916 atombios_crtc_set_timing(crtc, adjusted_mode);
1917 if (radeon_crtc->crtc_id == 0)
1918 atombios_set_crtc_dtd_timing(crtc, adjusted_mode);
1919 radeon_legacy_atom_fixup(crtc);
1920 }
1921 atombios_crtc_set_base(crtc, x, y, old_fb);
1922 atombios_overscan_setup(crtc, mode, adjusted_mode);
1923 atombios_scaler_setup(crtc);
1924 /* update the hw version fpr dpm */
1925 radeon_crtc->hw_mode = *adjusted_mode;
1926
1927 return 0;
1928}
1929
1930static bool atombios_crtc_mode_fixup(struct drm_crtc *crtc,
1931 const struct drm_display_mode *mode,
1932 struct drm_display_mode *adjusted_mode)
1933{
1934 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1935 struct drm_device *dev = crtc->dev;
1936 struct drm_encoder *encoder;
1937
1938 /* assign the encoder to the radeon crtc to avoid repeated lookups later */
1939 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
1940 if (encoder->crtc == crtc) {
1941 radeon_crtc->encoder = encoder;
1942 radeon_crtc->connector = radeon_get_connector_for_encoder(encoder);
1943 break;
1944 }
1945 }
1946 if ((radeon_crtc->encoder == NULL) || (radeon_crtc->connector == NULL)) {
1947 radeon_crtc->encoder = NULL;
1948 radeon_crtc->connector = NULL;
1949 return false;
1950 }
1951 if (!radeon_crtc_scaling_mode_fixup(crtc, mode, adjusted_mode))
1952 return false;
1953 if (!atombios_crtc_prepare_pll(crtc, adjusted_mode))
1954 return false;
1955 /* pick pll */
1956 radeon_crtc->pll_id = radeon_atom_pick_pll(crtc);
1957 /* if we can't get a PPLL for a non-DP encoder, fail */
1958 if ((radeon_crtc->pll_id == ATOM_PPLL_INVALID) &&
1959 !ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc->encoder)))
1960 return false;
1961
1962 return true;
1963}
1964
1965static void atombios_crtc_prepare(struct drm_crtc *crtc)
1966{
1967 struct drm_device *dev = crtc->dev;
1968 struct radeon_device *rdev = dev->dev_private;
1969
1970 /* disable crtc pair power gating before programming */
1971 if (ASIC_IS_DCE6(rdev))
1972 atombios_powergate_crtc(crtc, ATOM_DISABLE);
1973
1974 atombios_lock_crtc(crtc, ATOM_ENABLE);
1975 atombios_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
1976}
1977
1978static void atombios_crtc_commit(struct drm_crtc *crtc)
1979{
1980 atombios_crtc_dpms(crtc, DRM_MODE_DPMS_ON);
1981 atombios_lock_crtc(crtc, ATOM_DISABLE);
1982}
1983
1984static void atombios_crtc_disable(struct drm_crtc *crtc)
1985{
1986 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1987 struct drm_device *dev = crtc->dev;
1988 struct radeon_device *rdev = dev->dev_private;
1989 struct radeon_atom_ss ss;
1990 int i;
1991
1992 atombios_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
1993 if (crtc->primary->fb) {
1994 int r;
1995 struct radeon_framebuffer *radeon_fb;
1996 struct radeon_bo *rbo;
1997
1998 radeon_fb = to_radeon_framebuffer(crtc->primary->fb);
1999 rbo = gem_to_radeon_bo(radeon_fb->obj);
2000 r = radeon_bo_reserve(rbo, false);
2001 if (unlikely(r))
2002 DRM_ERROR("failed to reserve rbo before unpin\n");
2003 else {
2004 radeon_bo_unpin(rbo);
2005 radeon_bo_unreserve(rbo);
2006 }
2007 }
2008 /* disable the GRPH */
2009 if (ASIC_IS_DCE4(rdev))
2010 WREG32(EVERGREEN_GRPH_ENABLE + radeon_crtc->crtc_offset, 0);
2011 else if (ASIC_IS_AVIVO(rdev))
2012 WREG32(AVIVO_D1GRPH_ENABLE + radeon_crtc->crtc_offset, 0);
2013
2014 if (ASIC_IS_DCE6(rdev))
2015 atombios_powergate_crtc(crtc, ATOM_ENABLE);
2016
2017 for (i = 0; i < rdev->num_crtc; i++) {
2018 if (rdev->mode_info.crtcs[i] &&
2019 rdev->mode_info.crtcs[i]->enabled &&
2020 i != radeon_crtc->crtc_id &&
2021 radeon_crtc->pll_id == rdev->mode_info.crtcs[i]->pll_id) {
2022 /* one other crtc is using this pll don't turn
2023 * off the pll
2024 */
2025 goto done;
2026 }
2027 }
2028
2029 switch (radeon_crtc->pll_id) {
2030 case ATOM_PPLL1:
2031 case ATOM_PPLL2:
2032 /* disable the ppll */
2033 atombios_crtc_program_pll(crtc, radeon_crtc->crtc_id, radeon_crtc->pll_id,
2034 0, 0, ATOM_DISABLE, 0, 0, 0, 0, 0, false, &ss);
2035 break;
2036 case ATOM_PPLL0:
2037 /* disable the ppll */
2038 if ((rdev->family == CHIP_ARUBA) ||
2039 (rdev->family == CHIP_BONAIRE) ||
2040 (rdev->family == CHIP_HAWAII))
2041 atombios_crtc_program_pll(crtc, radeon_crtc->crtc_id, radeon_crtc->pll_id,
2042 0, 0, ATOM_DISABLE, 0, 0, 0, 0, 0, false, &ss);
2043 break;
2044 default:
2045 break;
2046 }
2047done:
2048 radeon_crtc->pll_id = ATOM_PPLL_INVALID;
2049 radeon_crtc->adjusted_clock = 0;
2050 radeon_crtc->encoder = NULL;
2051 radeon_crtc->connector = NULL;
2052}
2053
2054static const struct drm_crtc_helper_funcs atombios_helper_funcs = {
2055 .dpms = atombios_crtc_dpms,
2056 .mode_fixup = atombios_crtc_mode_fixup,
2057 .mode_set = atombios_crtc_mode_set,
2058 .mode_set_base = atombios_crtc_set_base,
2059 .mode_set_base_atomic = atombios_crtc_set_base_atomic,
2060 .prepare = atombios_crtc_prepare,
2061 .commit = atombios_crtc_commit,
2062 .load_lut = radeon_crtc_load_lut,
2063 .disable = atombios_crtc_disable,
2064};
2065
2066void radeon_atombios_init_crtc(struct drm_device *dev,
2067 struct radeon_crtc *radeon_crtc)
2068{
2069 struct radeon_device *rdev = dev->dev_private;
2070
2071 if (ASIC_IS_DCE4(rdev)) {
2072 switch (radeon_crtc->crtc_id) {
2073 case 0:
2074 default:
2075 radeon_crtc->crtc_offset = EVERGREEN_CRTC0_REGISTER_OFFSET;
2076 break;
2077 case 1:
2078 radeon_crtc->crtc_offset = EVERGREEN_CRTC1_REGISTER_OFFSET;
2079 break;
2080 case 2:
2081 radeon_crtc->crtc_offset = EVERGREEN_CRTC2_REGISTER_OFFSET;
2082 break;
2083 case 3:
2084 radeon_crtc->crtc_offset = EVERGREEN_CRTC3_REGISTER_OFFSET;
2085 break;
2086 case 4:
2087 radeon_crtc->crtc_offset = EVERGREEN_CRTC4_REGISTER_OFFSET;
2088 break;
2089 case 5:
2090 radeon_crtc->crtc_offset = EVERGREEN_CRTC5_REGISTER_OFFSET;
2091 break;
2092 }
2093 } else {
2094 if (radeon_crtc->crtc_id == 1)
2095 radeon_crtc->crtc_offset =
2096 AVIVO_D2CRTC_H_TOTAL - AVIVO_D1CRTC_H_TOTAL;
2097 else
2098 radeon_crtc->crtc_offset = 0;
2099 }
2100 radeon_crtc->pll_id = ATOM_PPLL_INVALID;
2101 radeon_crtc->adjusted_clock = 0;
2102 radeon_crtc->encoder = NULL;
2103 radeon_crtc->connector = NULL;
2104 drm_crtc_helper_add(&radeon_crtc->base, &atombios_helper_funcs);
2105}