Loading...
1/*
2 * Copyright © 2007 David Airlie
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * David Airlie
25 */
26#include <linux/module.h>
27#include <linux/slab.h>
28#include <linux/fb.h>
29
30#include <drm/drmP.h>
31#include <drm/drm_crtc.h>
32#include <drm/drm_crtc_helper.h>
33#include <drm/radeon_drm.h>
34#include "radeon.h"
35
36#include <drm/drm_fb_helper.h>
37
38#include <linux/vga_switcheroo.h>
39
40/* object hierarchy -
41 * this contains a helper + a radeon fb
42 * the helper contains a pointer to radeon framebuffer baseclass.
43 */
44struct radeon_fbdev {
45 struct drm_fb_helper helper;
46 struct radeon_framebuffer rfb;
47 struct radeon_device *rdev;
48};
49
50static struct fb_ops radeonfb_ops = {
51 .owner = THIS_MODULE,
52 .fb_check_var = drm_fb_helper_check_var,
53 .fb_set_par = drm_fb_helper_set_par,
54 .fb_fillrect = drm_fb_helper_cfb_fillrect,
55 .fb_copyarea = drm_fb_helper_cfb_copyarea,
56 .fb_imageblit = drm_fb_helper_cfb_imageblit,
57 .fb_pan_display = drm_fb_helper_pan_display,
58 .fb_blank = drm_fb_helper_blank,
59 .fb_setcmap = drm_fb_helper_setcmap,
60 .fb_debug_enter = drm_fb_helper_debug_enter,
61 .fb_debug_leave = drm_fb_helper_debug_leave,
62};
63
64
65int radeon_align_pitch(struct radeon_device *rdev, int width, int bpp, bool tiled)
66{
67 int aligned = width;
68 int align_large = (ASIC_IS_AVIVO(rdev)) || tiled;
69 int pitch_mask = 0;
70
71 switch (bpp / 8) {
72 case 1:
73 pitch_mask = align_large ? 255 : 127;
74 break;
75 case 2:
76 pitch_mask = align_large ? 127 : 31;
77 break;
78 case 3:
79 case 4:
80 pitch_mask = align_large ? 63 : 15;
81 break;
82 }
83
84 aligned += pitch_mask;
85 aligned &= ~pitch_mask;
86 return aligned;
87}
88
89static void radeonfb_destroy_pinned_object(struct drm_gem_object *gobj)
90{
91 struct radeon_bo *rbo = gem_to_radeon_bo(gobj);
92 int ret;
93
94 ret = radeon_bo_reserve(rbo, false);
95 if (likely(ret == 0)) {
96 radeon_bo_kunmap(rbo);
97 radeon_bo_unpin(rbo);
98 radeon_bo_unreserve(rbo);
99 }
100 drm_gem_object_unreference_unlocked(gobj);
101}
102
103static int radeonfb_create_pinned_object(struct radeon_fbdev *rfbdev,
104 struct drm_mode_fb_cmd2 *mode_cmd,
105 struct drm_gem_object **gobj_p)
106{
107 struct radeon_device *rdev = rfbdev->rdev;
108 struct drm_gem_object *gobj = NULL;
109 struct radeon_bo *rbo = NULL;
110 bool fb_tiled = false; /* useful for testing */
111 u32 tiling_flags = 0;
112 int ret;
113 int aligned_size, size;
114 int height = mode_cmd->height;
115 u32 bpp, depth;
116
117 drm_fb_get_bpp_depth(mode_cmd->pixel_format, &depth, &bpp);
118
119 /* need to align pitch with crtc limits */
120 mode_cmd->pitches[0] = radeon_align_pitch(rdev, mode_cmd->width, bpp,
121 fb_tiled) * ((bpp + 1) / 8);
122
123 if (rdev->family >= CHIP_R600)
124 height = ALIGN(mode_cmd->height, 8);
125 size = mode_cmd->pitches[0] * height;
126 aligned_size = ALIGN(size, PAGE_SIZE);
127 ret = radeon_gem_object_create(rdev, aligned_size, 0,
128 RADEON_GEM_DOMAIN_VRAM,
129 0, true, &gobj);
130 if (ret) {
131 printk(KERN_ERR "failed to allocate framebuffer (%d)\n",
132 aligned_size);
133 return -ENOMEM;
134 }
135 rbo = gem_to_radeon_bo(gobj);
136
137 if (fb_tiled)
138 tiling_flags = RADEON_TILING_MACRO;
139
140#ifdef __BIG_ENDIAN
141 switch (bpp) {
142 case 32:
143 tiling_flags |= RADEON_TILING_SWAP_32BIT;
144 break;
145 case 16:
146 tiling_flags |= RADEON_TILING_SWAP_16BIT;
147 default:
148 break;
149 }
150#endif
151
152 if (tiling_flags) {
153 ret = radeon_bo_set_tiling_flags(rbo,
154 tiling_flags | RADEON_TILING_SURFACE,
155 mode_cmd->pitches[0]);
156 if (ret)
157 dev_err(rdev->dev, "FB failed to set tiling flags\n");
158 }
159
160
161 ret = radeon_bo_reserve(rbo, false);
162 if (unlikely(ret != 0))
163 goto out_unref;
164 /* Only 27 bit offset for legacy CRTC */
165 ret = radeon_bo_pin_restricted(rbo, RADEON_GEM_DOMAIN_VRAM,
166 ASIC_IS_AVIVO(rdev) ? 0 : 1 << 27,
167 NULL);
168 if (ret) {
169 radeon_bo_unreserve(rbo);
170 goto out_unref;
171 }
172 if (fb_tiled)
173 radeon_bo_check_tiling(rbo, 0, 0);
174 ret = radeon_bo_kmap(rbo, NULL);
175 radeon_bo_unreserve(rbo);
176 if (ret) {
177 goto out_unref;
178 }
179
180 *gobj_p = gobj;
181 return 0;
182out_unref:
183 radeonfb_destroy_pinned_object(gobj);
184 *gobj_p = NULL;
185 return ret;
186}
187
188static int radeonfb_create(struct drm_fb_helper *helper,
189 struct drm_fb_helper_surface_size *sizes)
190{
191 struct radeon_fbdev *rfbdev =
192 container_of(helper, struct radeon_fbdev, helper);
193 struct radeon_device *rdev = rfbdev->rdev;
194 struct fb_info *info;
195 struct drm_framebuffer *fb = NULL;
196 struct drm_mode_fb_cmd2 mode_cmd;
197 struct drm_gem_object *gobj = NULL;
198 struct radeon_bo *rbo = NULL;
199 int ret;
200 unsigned long tmp;
201
202 mode_cmd.width = sizes->surface_width;
203 mode_cmd.height = sizes->surface_height;
204
205 /* avivo can't scanout real 24bpp */
206 if ((sizes->surface_bpp == 24) && ASIC_IS_AVIVO(rdev))
207 sizes->surface_bpp = 32;
208
209 mode_cmd.pixel_format = drm_mode_legacy_fb_format(sizes->surface_bpp,
210 sizes->surface_depth);
211
212 ret = radeonfb_create_pinned_object(rfbdev, &mode_cmd, &gobj);
213 if (ret) {
214 DRM_ERROR("failed to create fbcon object %d\n", ret);
215 return ret;
216 }
217
218 rbo = gem_to_radeon_bo(gobj);
219
220 /* okay we have an object now allocate the framebuffer */
221 info = drm_fb_helper_alloc_fbi(helper);
222 if (IS_ERR(info)) {
223 ret = PTR_ERR(info);
224 goto out_unref;
225 }
226
227 info->par = rfbdev;
228 info->skip_vt_switch = true;
229
230 ret = radeon_framebuffer_init(rdev->ddev, &rfbdev->rfb, &mode_cmd, gobj);
231 if (ret) {
232 DRM_ERROR("failed to initialize framebuffer %d\n", ret);
233 goto out_destroy_fbi;
234 }
235
236 fb = &rfbdev->rfb.base;
237
238 /* setup helper */
239 rfbdev->helper.fb = fb;
240
241 memset_io(rbo->kptr, 0x0, radeon_bo_size(rbo));
242
243 strcpy(info->fix.id, "radeondrmfb");
244
245 drm_fb_helper_fill_fix(info, fb->pitches[0], fb->depth);
246
247 info->flags = FBINFO_DEFAULT | FBINFO_CAN_FORCE_OUTPUT;
248 info->fbops = &radeonfb_ops;
249
250 tmp = radeon_bo_gpu_offset(rbo) - rdev->mc.vram_start;
251 info->fix.smem_start = rdev->mc.aper_base + tmp;
252 info->fix.smem_len = radeon_bo_size(rbo);
253 info->screen_base = rbo->kptr;
254 info->screen_size = radeon_bo_size(rbo);
255
256 drm_fb_helper_fill_var(info, &rfbdev->helper, sizes->fb_width, sizes->fb_height);
257
258 /* setup aperture base/size for vesafb takeover */
259 info->apertures->ranges[0].base = rdev->ddev->mode_config.fb_base;
260 info->apertures->ranges[0].size = rdev->mc.aper_size;
261
262 /* Use default scratch pixmap (info->pixmap.flags = FB_PIXMAP_SYSTEM) */
263
264 if (info->screen_base == NULL) {
265 ret = -ENOSPC;
266 goto out_destroy_fbi;
267 }
268
269 DRM_INFO("fb mappable at 0x%lX\n", info->fix.smem_start);
270 DRM_INFO("vram apper at 0x%lX\n", (unsigned long)rdev->mc.aper_base);
271 DRM_INFO("size %lu\n", (unsigned long)radeon_bo_size(rbo));
272 DRM_INFO("fb depth is %d\n", fb->depth);
273 DRM_INFO(" pitch is %d\n", fb->pitches[0]);
274
275 vga_switcheroo_client_fb_set(rdev->ddev->pdev, info);
276 return 0;
277
278out_destroy_fbi:
279 drm_fb_helper_release_fbi(helper);
280out_unref:
281 if (rbo) {
282
283 }
284 if (fb && ret) {
285 drm_gem_object_unreference_unlocked(gobj);
286 drm_framebuffer_unregister_private(fb);
287 drm_framebuffer_cleanup(fb);
288 kfree(fb);
289 }
290 return ret;
291}
292
293void radeon_fb_output_poll_changed(struct radeon_device *rdev)
294{
295 if (rdev->mode_info.rfbdev)
296 drm_fb_helper_hotplug_event(&rdev->mode_info.rfbdev->helper);
297}
298
299static int radeon_fbdev_destroy(struct drm_device *dev, struct radeon_fbdev *rfbdev)
300{
301 struct radeon_framebuffer *rfb = &rfbdev->rfb;
302
303 drm_fb_helper_unregister_fbi(&rfbdev->helper);
304 drm_fb_helper_release_fbi(&rfbdev->helper);
305
306 if (rfb->obj) {
307 radeonfb_destroy_pinned_object(rfb->obj);
308 rfb->obj = NULL;
309 }
310 drm_fb_helper_fini(&rfbdev->helper);
311 drm_framebuffer_unregister_private(&rfb->base);
312 drm_framebuffer_cleanup(&rfb->base);
313
314 return 0;
315}
316
317static const struct drm_fb_helper_funcs radeon_fb_helper_funcs = {
318 .gamma_set = radeon_crtc_fb_gamma_set,
319 .gamma_get = radeon_crtc_fb_gamma_get,
320 .fb_probe = radeonfb_create,
321};
322
323int radeon_fbdev_init(struct radeon_device *rdev)
324{
325 struct radeon_fbdev *rfbdev;
326 int bpp_sel = 32;
327 int ret;
328
329 /* don't enable fbdev if no connectors */
330 if (list_empty(&rdev->ddev->mode_config.connector_list))
331 return 0;
332
333 /* select 8 bpp console on RN50 or 16MB cards */
334 if (ASIC_IS_RN50(rdev) || rdev->mc.real_vram_size <= (32*1024*1024))
335 bpp_sel = 8;
336
337 rfbdev = kzalloc(sizeof(struct radeon_fbdev), GFP_KERNEL);
338 if (!rfbdev)
339 return -ENOMEM;
340
341 rfbdev->rdev = rdev;
342 rdev->mode_info.rfbdev = rfbdev;
343
344 drm_fb_helper_prepare(rdev->ddev, &rfbdev->helper,
345 &radeon_fb_helper_funcs);
346
347 ret = drm_fb_helper_init(rdev->ddev, &rfbdev->helper,
348 rdev->num_crtc,
349 RADEONFB_CONN_LIMIT);
350 if (ret)
351 goto free;
352
353 ret = drm_fb_helper_single_add_all_connectors(&rfbdev->helper);
354 if (ret)
355 goto fini;
356
357 /* disable all the possible outputs/crtcs before entering KMS mode */
358 drm_helper_disable_unused_functions(rdev->ddev);
359
360 ret = drm_fb_helper_initial_config(&rfbdev->helper, bpp_sel);
361 if (ret)
362 goto fini;
363
364 return 0;
365
366fini:
367 drm_fb_helper_fini(&rfbdev->helper);
368free:
369 kfree(rfbdev);
370 return ret;
371}
372
373void radeon_fbdev_fini(struct radeon_device *rdev)
374{
375 if (!rdev->mode_info.rfbdev)
376 return;
377
378 radeon_fbdev_destroy(rdev->ddev, rdev->mode_info.rfbdev);
379 kfree(rdev->mode_info.rfbdev);
380 rdev->mode_info.rfbdev = NULL;
381}
382
383void radeon_fbdev_set_suspend(struct radeon_device *rdev, int state)
384{
385 if (rdev->mode_info.rfbdev)
386 fb_set_suspend(rdev->mode_info.rfbdev->helper.fbdev, state);
387}
388
389bool radeon_fbdev_robj_is_fb(struct radeon_device *rdev, struct radeon_bo *robj)
390{
391 if (!rdev->mode_info.rfbdev)
392 return false;
393
394 if (robj == gem_to_radeon_bo(rdev->mode_info.rfbdev->rfb.obj))
395 return true;
396 return false;
397}
398
399void radeon_fb_add_connector(struct radeon_device *rdev, struct drm_connector *connector)
400{
401 if (rdev->mode_info.rfbdev)
402 drm_fb_helper_add_one_connector(&rdev->mode_info.rfbdev->helper, connector);
403}
404
405void radeon_fb_remove_connector(struct radeon_device *rdev, struct drm_connector *connector)
406{
407 if (rdev->mode_info.rfbdev)
408 drm_fb_helper_remove_one_connector(&rdev->mode_info.rfbdev->helper, connector);
409}
410
411void radeon_fbdev_restore_mode(struct radeon_device *rdev)
412{
413 struct radeon_fbdev *rfbdev = rdev->mode_info.rfbdev;
414 struct drm_fb_helper *fb_helper;
415 int ret;
416
417 if (!rfbdev)
418 return;
419
420 fb_helper = &rfbdev->helper;
421
422 ret = drm_fb_helper_restore_fbdev_mode_unlocked(fb_helper);
423 if (ret)
424 DRM_DEBUG("failed to restore crtc mode\n");
425}
1/*
2 * Copyright © 2007 David Airlie
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * David Airlie
25 */
26#include <linux/module.h>
27#include <linux/slab.h>
28#include <linux/fb.h>
29
30#include "drmP.h"
31#include "drm.h"
32#include "drm_crtc.h"
33#include "drm_crtc_helper.h"
34#include "radeon_drm.h"
35#include "radeon.h"
36
37#include "drm_fb_helper.h"
38
39#include <linux/vga_switcheroo.h>
40
41/* object hierarchy -
42 this contains a helper + a radeon fb
43 the helper contains a pointer to radeon framebuffer baseclass.
44*/
45struct radeon_fbdev {
46 struct drm_fb_helper helper;
47 struct radeon_framebuffer rfb;
48 struct list_head fbdev_list;
49 struct radeon_device *rdev;
50};
51
52static struct fb_ops radeonfb_ops = {
53 .owner = THIS_MODULE,
54 .fb_check_var = drm_fb_helper_check_var,
55 .fb_set_par = drm_fb_helper_set_par,
56 .fb_fillrect = cfb_fillrect,
57 .fb_copyarea = cfb_copyarea,
58 .fb_imageblit = cfb_imageblit,
59 .fb_pan_display = drm_fb_helper_pan_display,
60 .fb_blank = drm_fb_helper_blank,
61 .fb_setcmap = drm_fb_helper_setcmap,
62 .fb_debug_enter = drm_fb_helper_debug_enter,
63 .fb_debug_leave = drm_fb_helper_debug_leave,
64};
65
66
67int radeon_align_pitch(struct radeon_device *rdev, int width, int bpp, bool tiled)
68{
69 int aligned = width;
70 int align_large = (ASIC_IS_AVIVO(rdev)) || tiled;
71 int pitch_mask = 0;
72
73 switch (bpp / 8) {
74 case 1:
75 pitch_mask = align_large ? 255 : 127;
76 break;
77 case 2:
78 pitch_mask = align_large ? 127 : 31;
79 break;
80 case 3:
81 case 4:
82 pitch_mask = align_large ? 63 : 15;
83 break;
84 }
85
86 aligned += pitch_mask;
87 aligned &= ~pitch_mask;
88 return aligned;
89}
90
91static void radeonfb_destroy_pinned_object(struct drm_gem_object *gobj)
92{
93 struct radeon_bo *rbo = gem_to_radeon_bo(gobj);
94 int ret;
95
96 ret = radeon_bo_reserve(rbo, false);
97 if (likely(ret == 0)) {
98 radeon_bo_kunmap(rbo);
99 radeon_bo_unpin(rbo);
100 radeon_bo_unreserve(rbo);
101 }
102 drm_gem_object_unreference_unlocked(gobj);
103}
104
105static int radeonfb_create_pinned_object(struct radeon_fbdev *rfbdev,
106 struct drm_mode_fb_cmd *mode_cmd,
107 struct drm_gem_object **gobj_p)
108{
109 struct radeon_device *rdev = rfbdev->rdev;
110 struct drm_gem_object *gobj = NULL;
111 struct radeon_bo *rbo = NULL;
112 bool fb_tiled = false; /* useful for testing */
113 u32 tiling_flags = 0;
114 int ret;
115 int aligned_size, size;
116 int height = mode_cmd->height;
117
118 /* need to align pitch with crtc limits */
119 mode_cmd->pitch = radeon_align_pitch(rdev, mode_cmd->width, mode_cmd->bpp, fb_tiled) * ((mode_cmd->bpp + 1) / 8);
120
121 if (rdev->family >= CHIP_R600)
122 height = ALIGN(mode_cmd->height, 8);
123 size = mode_cmd->pitch * height;
124 aligned_size = ALIGN(size, PAGE_SIZE);
125 ret = radeon_gem_object_create(rdev, aligned_size, 0,
126 RADEON_GEM_DOMAIN_VRAM,
127 false, true,
128 &gobj);
129 if (ret) {
130 printk(KERN_ERR "failed to allocate framebuffer (%d)\n",
131 aligned_size);
132 return -ENOMEM;
133 }
134 rbo = gem_to_radeon_bo(gobj);
135
136 if (fb_tiled)
137 tiling_flags = RADEON_TILING_MACRO;
138
139#ifdef __BIG_ENDIAN
140 switch (mode_cmd->bpp) {
141 case 32:
142 tiling_flags |= RADEON_TILING_SWAP_32BIT;
143 break;
144 case 16:
145 tiling_flags |= RADEON_TILING_SWAP_16BIT;
146 default:
147 break;
148 }
149#endif
150
151 if (tiling_flags) {
152 ret = radeon_bo_set_tiling_flags(rbo,
153 tiling_flags | RADEON_TILING_SURFACE,
154 mode_cmd->pitch);
155 if (ret)
156 dev_err(rdev->dev, "FB failed to set tiling flags\n");
157 }
158
159
160 ret = radeon_bo_reserve(rbo, false);
161 if (unlikely(ret != 0))
162 goto out_unref;
163 ret = radeon_bo_pin(rbo, RADEON_GEM_DOMAIN_VRAM, NULL);
164 if (ret) {
165 radeon_bo_unreserve(rbo);
166 goto out_unref;
167 }
168 if (fb_tiled)
169 radeon_bo_check_tiling(rbo, 0, 0);
170 ret = radeon_bo_kmap(rbo, NULL);
171 radeon_bo_unreserve(rbo);
172 if (ret) {
173 goto out_unref;
174 }
175
176 *gobj_p = gobj;
177 return 0;
178out_unref:
179 radeonfb_destroy_pinned_object(gobj);
180 *gobj_p = NULL;
181 return ret;
182}
183
184static int radeonfb_create(struct radeon_fbdev *rfbdev,
185 struct drm_fb_helper_surface_size *sizes)
186{
187 struct radeon_device *rdev = rfbdev->rdev;
188 struct fb_info *info;
189 struct drm_framebuffer *fb = NULL;
190 struct drm_mode_fb_cmd mode_cmd;
191 struct drm_gem_object *gobj = NULL;
192 struct radeon_bo *rbo = NULL;
193 struct device *device = &rdev->pdev->dev;
194 int ret;
195 unsigned long tmp;
196
197 mode_cmd.width = sizes->surface_width;
198 mode_cmd.height = sizes->surface_height;
199
200 /* avivo can't scanout real 24bpp */
201 if ((sizes->surface_bpp == 24) && ASIC_IS_AVIVO(rdev))
202 sizes->surface_bpp = 32;
203
204 mode_cmd.bpp = sizes->surface_bpp;
205 mode_cmd.depth = sizes->surface_depth;
206
207 ret = radeonfb_create_pinned_object(rfbdev, &mode_cmd, &gobj);
208 rbo = gem_to_radeon_bo(gobj);
209
210 /* okay we have an object now allocate the framebuffer */
211 info = framebuffer_alloc(0, device);
212 if (info == NULL) {
213 ret = -ENOMEM;
214 goto out_unref;
215 }
216
217 info->par = rfbdev;
218
219 radeon_framebuffer_init(rdev->ddev, &rfbdev->rfb, &mode_cmd, gobj);
220
221 fb = &rfbdev->rfb.base;
222
223 /* setup helper */
224 rfbdev->helper.fb = fb;
225 rfbdev->helper.fbdev = info;
226
227 memset_io(rbo->kptr, 0x0, radeon_bo_size(rbo));
228
229 strcpy(info->fix.id, "radeondrmfb");
230
231 drm_fb_helper_fill_fix(info, fb->pitch, fb->depth);
232
233 info->flags = FBINFO_DEFAULT | FBINFO_CAN_FORCE_OUTPUT;
234 info->fbops = &radeonfb_ops;
235
236 tmp = radeon_bo_gpu_offset(rbo) - rdev->mc.vram_start;
237 info->fix.smem_start = rdev->mc.aper_base + tmp;
238 info->fix.smem_len = radeon_bo_size(rbo);
239 info->screen_base = rbo->kptr;
240 info->screen_size = radeon_bo_size(rbo);
241
242 drm_fb_helper_fill_var(info, &rfbdev->helper, sizes->fb_width, sizes->fb_height);
243
244 /* setup aperture base/size for vesafb takeover */
245 info->apertures = alloc_apertures(1);
246 if (!info->apertures) {
247 ret = -ENOMEM;
248 goto out_unref;
249 }
250 info->apertures->ranges[0].base = rdev->ddev->mode_config.fb_base;
251 info->apertures->ranges[0].size = rdev->mc.aper_size;
252
253 info->pixmap.size = 64*1024;
254 info->pixmap.buf_align = 8;
255 info->pixmap.access_align = 32;
256 info->pixmap.flags = FB_PIXMAP_SYSTEM;
257 info->pixmap.scan_align = 1;
258
259 if (info->screen_base == NULL) {
260 ret = -ENOSPC;
261 goto out_unref;
262 }
263
264 ret = fb_alloc_cmap(&info->cmap, 256, 0);
265 if (ret) {
266 ret = -ENOMEM;
267 goto out_unref;
268 }
269
270 DRM_INFO("fb mappable at 0x%lX\n", info->fix.smem_start);
271 DRM_INFO("vram apper at 0x%lX\n", (unsigned long)rdev->mc.aper_base);
272 DRM_INFO("size %lu\n", (unsigned long)radeon_bo_size(rbo));
273 DRM_INFO("fb depth is %d\n", fb->depth);
274 DRM_INFO(" pitch is %d\n", fb->pitch);
275
276 vga_switcheroo_client_fb_set(rdev->ddev->pdev, info);
277 return 0;
278
279out_unref:
280 if (rbo) {
281
282 }
283 if (fb && ret) {
284 drm_gem_object_unreference(gobj);
285 drm_framebuffer_cleanup(fb);
286 kfree(fb);
287 }
288 return ret;
289}
290
291static int radeon_fb_find_or_create_single(struct drm_fb_helper *helper,
292 struct drm_fb_helper_surface_size *sizes)
293{
294 struct radeon_fbdev *rfbdev = (struct radeon_fbdev *)helper;
295 int new_fb = 0;
296 int ret;
297
298 if (!helper->fb) {
299 ret = radeonfb_create(rfbdev, sizes);
300 if (ret)
301 return ret;
302 new_fb = 1;
303 }
304 return new_fb;
305}
306
307static char *mode_option;
308int radeon_parse_options(char *options)
309{
310 char *this_opt;
311
312 if (!options || !*options)
313 return 0;
314
315 while ((this_opt = strsep(&options, ",")) != NULL) {
316 if (!*this_opt)
317 continue;
318 mode_option = this_opt;
319 }
320 return 0;
321}
322
323void radeon_fb_output_poll_changed(struct radeon_device *rdev)
324{
325 drm_fb_helper_hotplug_event(&rdev->mode_info.rfbdev->helper);
326}
327
328static int radeon_fbdev_destroy(struct drm_device *dev, struct radeon_fbdev *rfbdev)
329{
330 struct fb_info *info;
331 struct radeon_framebuffer *rfb = &rfbdev->rfb;
332
333 if (rfbdev->helper.fbdev) {
334 info = rfbdev->helper.fbdev;
335
336 unregister_framebuffer(info);
337 if (info->cmap.len)
338 fb_dealloc_cmap(&info->cmap);
339 framebuffer_release(info);
340 }
341
342 if (rfb->obj) {
343 radeonfb_destroy_pinned_object(rfb->obj);
344 rfb->obj = NULL;
345 }
346 drm_fb_helper_fini(&rfbdev->helper);
347 drm_framebuffer_cleanup(&rfb->base);
348
349 return 0;
350}
351
352static struct drm_fb_helper_funcs radeon_fb_helper_funcs = {
353 .gamma_set = radeon_crtc_fb_gamma_set,
354 .gamma_get = radeon_crtc_fb_gamma_get,
355 .fb_probe = radeon_fb_find_or_create_single,
356};
357
358int radeon_fbdev_init(struct radeon_device *rdev)
359{
360 struct radeon_fbdev *rfbdev;
361 int bpp_sel = 32;
362 int ret;
363
364 /* select 8 bpp console on RN50 or 16MB cards */
365 if (ASIC_IS_RN50(rdev) || rdev->mc.real_vram_size <= (32*1024*1024))
366 bpp_sel = 8;
367
368 rfbdev = kzalloc(sizeof(struct radeon_fbdev), GFP_KERNEL);
369 if (!rfbdev)
370 return -ENOMEM;
371
372 rfbdev->rdev = rdev;
373 rdev->mode_info.rfbdev = rfbdev;
374 rfbdev->helper.funcs = &radeon_fb_helper_funcs;
375
376 ret = drm_fb_helper_init(rdev->ddev, &rfbdev->helper,
377 rdev->num_crtc,
378 RADEONFB_CONN_LIMIT);
379 if (ret) {
380 kfree(rfbdev);
381 return ret;
382 }
383
384 drm_fb_helper_single_add_all_connectors(&rfbdev->helper);
385 drm_fb_helper_initial_config(&rfbdev->helper, bpp_sel);
386 return 0;
387}
388
389void radeon_fbdev_fini(struct radeon_device *rdev)
390{
391 if (!rdev->mode_info.rfbdev)
392 return;
393
394 radeon_fbdev_destroy(rdev->ddev, rdev->mode_info.rfbdev);
395 kfree(rdev->mode_info.rfbdev);
396 rdev->mode_info.rfbdev = NULL;
397}
398
399void radeon_fbdev_set_suspend(struct radeon_device *rdev, int state)
400{
401 fb_set_suspend(rdev->mode_info.rfbdev->helper.fbdev, state);
402}
403
404int radeon_fbdev_total_size(struct radeon_device *rdev)
405{
406 struct radeon_bo *robj;
407 int size = 0;
408
409 robj = gem_to_radeon_bo(rdev->mode_info.rfbdev->rfb.obj);
410 size += radeon_bo_size(robj);
411 return size;
412}
413
414bool radeon_fbdev_robj_is_fb(struct radeon_device *rdev, struct radeon_bo *robj)
415{
416 if (robj == gem_to_radeon_bo(rdev->mode_info.rfbdev->rfb.obj))
417 return true;
418 return false;
419}