Loading...
1/*
2 * This file is subject to the terms and conditions of the GNU General Public
3 * License. See the file "COPYING" in the main directory of this archive
4 * for more details.
5 *
6 * SGI UV APIC functions (note: not an Intel compatible APIC)
7 *
8 * Copyright (C) 2007-2014 Silicon Graphics, Inc. All rights reserved.
9 */
10#include <linux/cpumask.h>
11#include <linux/hardirq.h>
12#include <linux/proc_fs.h>
13#include <linux/threads.h>
14#include <linux/kernel.h>
15#include <linux/export.h>
16#include <linux/string.h>
17#include <linux/ctype.h>
18#include <linux/sched.h>
19#include <linux/timer.h>
20#include <linux/slab.h>
21#include <linux/cpu.h>
22#include <linux/init.h>
23#include <linux/io.h>
24#include <linux/pci.h>
25#include <linux/kdebug.h>
26#include <linux/delay.h>
27#include <linux/crash_dump.h>
28#include <linux/reboot.h>
29
30#include <asm/uv/uv_mmrs.h>
31#include <asm/uv/uv_hub.h>
32#include <asm/current.h>
33#include <asm/pgtable.h>
34#include <asm/uv/bios.h>
35#include <asm/uv/uv.h>
36#include <asm/apic.h>
37#include <asm/e820/api.h>
38#include <asm/ipi.h>
39#include <asm/smp.h>
40#include <asm/x86_init.h>
41#include <asm/nmi.h>
42
43DEFINE_PER_CPU(int, x2apic_extra_bits);
44
45static enum uv_system_type uv_system_type;
46static bool uv_hubless_system;
47static u64 gru_start_paddr, gru_end_paddr;
48static u64 gru_dist_base, gru_first_node_paddr = -1LL, gru_last_node_paddr;
49static u64 gru_dist_lmask, gru_dist_umask;
50static union uvh_apicid uvh_apicid;
51
52/* Information derived from CPUID: */
53static struct {
54 unsigned int apicid_shift;
55 unsigned int apicid_mask;
56 unsigned int socketid_shift; /* aka pnode_shift for UV1/2/3 */
57 unsigned int pnode_mask;
58 unsigned int gpa_shift;
59 unsigned int gnode_shift;
60} uv_cpuid;
61
62int uv_min_hub_revision_id;
63EXPORT_SYMBOL_GPL(uv_min_hub_revision_id);
64
65unsigned int uv_apicid_hibits;
66EXPORT_SYMBOL_GPL(uv_apicid_hibits);
67
68static struct apic apic_x2apic_uv_x;
69static struct uv_hub_info_s uv_hub_info_node0;
70
71/* Set this to use hardware error handler instead of kernel panic: */
72static int disable_uv_undefined_panic = 1;
73
74unsigned long uv_undefined(char *str)
75{
76 if (likely(!disable_uv_undefined_panic))
77 panic("UV: error: undefined MMR: %s\n", str);
78 else
79 pr_crit("UV: error: undefined MMR: %s\n", str);
80
81 /* Cause a machine fault: */
82 return ~0ul;
83}
84EXPORT_SYMBOL(uv_undefined);
85
86static unsigned long __init uv_early_read_mmr(unsigned long addr)
87{
88 unsigned long val, *mmr;
89
90 mmr = early_ioremap(UV_LOCAL_MMR_BASE | addr, sizeof(*mmr));
91 val = *mmr;
92 early_iounmap(mmr, sizeof(*mmr));
93
94 return val;
95}
96
97static inline bool is_GRU_range(u64 start, u64 end)
98{
99 if (gru_dist_base) {
100 u64 su = start & gru_dist_umask; /* Upper (incl pnode) bits */
101 u64 sl = start & gru_dist_lmask; /* Base offset bits */
102 u64 eu = end & gru_dist_umask;
103 u64 el = end & gru_dist_lmask;
104
105 /* Must reside completely within a single GRU range: */
106 return (sl == gru_dist_base && el == gru_dist_base &&
107 su >= gru_first_node_paddr &&
108 su <= gru_last_node_paddr &&
109 eu == su);
110 } else {
111 return start >= gru_start_paddr && end <= gru_end_paddr;
112 }
113}
114
115static bool uv_is_untracked_pat_range(u64 start, u64 end)
116{
117 return is_ISA_range(start, end) || is_GRU_range(start, end);
118}
119
120static int __init early_get_pnodeid(void)
121{
122 union uvh_node_id_u node_id;
123 union uvh_rh_gam_config_mmr_u m_n_config;
124 int pnode;
125
126 /* Currently, all blades have same revision number */
127 node_id.v = uv_early_read_mmr(UVH_NODE_ID);
128 m_n_config.v = uv_early_read_mmr(UVH_RH_GAM_CONFIG_MMR);
129 uv_min_hub_revision_id = node_id.s.revision;
130
131 switch (node_id.s.part_number) {
132 case UV2_HUB_PART_NUMBER:
133 case UV2_HUB_PART_NUMBER_X:
134 uv_min_hub_revision_id += UV2_HUB_REVISION_BASE - 1;
135 break;
136 case UV3_HUB_PART_NUMBER:
137 case UV3_HUB_PART_NUMBER_X:
138 uv_min_hub_revision_id += UV3_HUB_REVISION_BASE;
139 break;
140
141 /* Update: UV4A has only a modified revision to indicate HUB fixes */
142 case UV4_HUB_PART_NUMBER:
143 uv_min_hub_revision_id += UV4_HUB_REVISION_BASE - 1;
144 uv_cpuid.gnode_shift = 2; /* min partition is 4 sockets */
145 break;
146 }
147
148 uv_hub_info->hub_revision = uv_min_hub_revision_id;
149 uv_cpuid.pnode_mask = (1 << m_n_config.s.n_skt) - 1;
150 pnode = (node_id.s.node_id >> 1) & uv_cpuid.pnode_mask;
151 uv_cpuid.gpa_shift = 46; /* Default unless changed */
152
153 pr_info("UV: rev:%d part#:%x nodeid:%04x n_skt:%d pnmsk:%x pn:%x\n",
154 node_id.s.revision, node_id.s.part_number, node_id.s.node_id,
155 m_n_config.s.n_skt, uv_cpuid.pnode_mask, pnode);
156 return pnode;
157}
158
159static void __init uv_tsc_check_sync(void)
160{
161 u64 mmr;
162 int sync_state;
163 int mmr_shift;
164 char *state;
165 bool valid;
166
167 /* Accommodate different UV arch BIOSes */
168 mmr = uv_early_read_mmr(UVH_TSC_SYNC_MMR);
169 mmr_shift =
170 is_uv1_hub() ? 0 :
171 is_uv2_hub() ? UVH_TSC_SYNC_SHIFT_UV2K : UVH_TSC_SYNC_SHIFT;
172 if (mmr_shift)
173 sync_state = (mmr >> mmr_shift) & UVH_TSC_SYNC_MASK;
174 else
175 sync_state = 0;
176
177 switch (sync_state) {
178 case UVH_TSC_SYNC_VALID:
179 state = "in sync";
180 valid = true;
181 break;
182
183 case UVH_TSC_SYNC_INVALID:
184 state = "unstable";
185 valid = false;
186 break;
187 default:
188 state = "unknown: assuming valid";
189 valid = true;
190 break;
191 }
192 pr_info("UV: TSC sync state from BIOS:0%d(%s)\n", sync_state, state);
193
194 /* Mark flag that says TSC != 0 is valid for socket 0 */
195 if (valid)
196 mark_tsc_async_resets("UV BIOS");
197 else
198 mark_tsc_unstable("UV BIOS");
199}
200
201/* [Copied from arch/x86/kernel/cpu/topology.c:detect_extended_topology()] */
202
203#define SMT_LEVEL 0 /* Leaf 0xb SMT level */
204#define INVALID_TYPE 0 /* Leaf 0xb sub-leaf types */
205#define SMT_TYPE 1
206#define CORE_TYPE 2
207#define LEAFB_SUBTYPE(ecx) (((ecx) >> 8) & 0xff)
208#define BITS_SHIFT_NEXT_LEVEL(eax) ((eax) & 0x1f)
209
210static void set_x2apic_bits(void)
211{
212 unsigned int eax, ebx, ecx, edx, sub_index;
213 unsigned int sid_shift;
214
215 cpuid(0, &eax, &ebx, &ecx, &edx);
216 if (eax < 0xb) {
217 pr_info("UV: CPU does not have CPUID.11\n");
218 return;
219 }
220
221 cpuid_count(0xb, SMT_LEVEL, &eax, &ebx, &ecx, &edx);
222 if (ebx == 0 || (LEAFB_SUBTYPE(ecx) != SMT_TYPE)) {
223 pr_info("UV: CPUID.11 not implemented\n");
224 return;
225 }
226
227 sid_shift = BITS_SHIFT_NEXT_LEVEL(eax);
228 sub_index = 1;
229 do {
230 cpuid_count(0xb, sub_index, &eax, &ebx, &ecx, &edx);
231 if (LEAFB_SUBTYPE(ecx) == CORE_TYPE) {
232 sid_shift = BITS_SHIFT_NEXT_LEVEL(eax);
233 break;
234 }
235 sub_index++;
236 } while (LEAFB_SUBTYPE(ecx) != INVALID_TYPE);
237
238 uv_cpuid.apicid_shift = 0;
239 uv_cpuid.apicid_mask = (~(-1 << sid_shift));
240 uv_cpuid.socketid_shift = sid_shift;
241}
242
243static void __init early_get_apic_socketid_shift(void)
244{
245 if (is_uv2_hub() || is_uv3_hub())
246 uvh_apicid.v = uv_early_read_mmr(UVH_APICID);
247
248 set_x2apic_bits();
249
250 pr_info("UV: apicid_shift:%d apicid_mask:0x%x\n", uv_cpuid.apicid_shift, uv_cpuid.apicid_mask);
251 pr_info("UV: socketid_shift:%d pnode_mask:0x%x\n", uv_cpuid.socketid_shift, uv_cpuid.pnode_mask);
252}
253
254/*
255 * Add an extra bit as dictated by bios to the destination apicid of
256 * interrupts potentially passing through the UV HUB. This prevents
257 * a deadlock between interrupts and IO port operations.
258 */
259static void __init uv_set_apicid_hibit(void)
260{
261 union uv1h_lb_target_physical_apic_id_mask_u apicid_mask;
262
263 if (is_uv1_hub()) {
264 apicid_mask.v = uv_early_read_mmr(UV1H_LB_TARGET_PHYSICAL_APIC_ID_MASK);
265 uv_apicid_hibits = apicid_mask.s1.bit_enables & UV_APICID_HIBIT_MASK;
266 }
267}
268
269static int __init uv_acpi_madt_oem_check(char *oem_id, char *oem_table_id)
270{
271 int pnodeid;
272 int uv_apic;
273
274 if (strncmp(oem_id, "SGI", 3) != 0) {
275 if (strncmp(oem_id, "NSGI", 4) == 0) {
276 uv_hubless_system = true;
277 pr_info("UV: OEM IDs %s/%s, HUBLESS\n",
278 oem_id, oem_table_id);
279 }
280 return 0;
281 }
282
283 if (numa_off) {
284 pr_err("UV: NUMA is off, disabling UV support\n");
285 return 0;
286 }
287
288 /* Set up early hub type field in uv_hub_info for Node 0 */
289 uv_cpu_info->p_uv_hub_info = &uv_hub_info_node0;
290
291 /*
292 * Determine UV arch type.
293 * SGI: UV100/1000
294 * SGI2: UV2000/3000
295 * SGI3: UV300 (truncated to 4 chars because of different varieties)
296 * SGI4: UV400 (truncated to 4 chars because of different varieties)
297 */
298 uv_hub_info->hub_revision =
299 !strncmp(oem_id, "SGI4", 4) ? UV4_HUB_REVISION_BASE :
300 !strncmp(oem_id, "SGI3", 4) ? UV3_HUB_REVISION_BASE :
301 !strcmp(oem_id, "SGI2") ? UV2_HUB_REVISION_BASE :
302 !strcmp(oem_id, "SGI") ? UV1_HUB_REVISION_BASE : 0;
303
304 if (uv_hub_info->hub_revision == 0)
305 goto badbios;
306
307 pnodeid = early_get_pnodeid();
308 early_get_apic_socketid_shift();
309
310 x86_platform.is_untracked_pat_range = uv_is_untracked_pat_range;
311 x86_platform.nmi_init = uv_nmi_init;
312
313 if (!strcmp(oem_table_id, "UVX")) {
314 /* This is the most common hardware variant: */
315 uv_system_type = UV_X2APIC;
316 uv_apic = 0;
317
318 } else if (!strcmp(oem_table_id, "UVH")) {
319 /* Only UV1 systems: */
320 uv_system_type = UV_NON_UNIQUE_APIC;
321 x86_platform.legacy.warm_reset = 0;
322 __this_cpu_write(x2apic_extra_bits, pnodeid << uvh_apicid.s.pnode_shift);
323 uv_set_apicid_hibit();
324 uv_apic = 1;
325
326 } else if (!strcmp(oem_table_id, "UVL")) {
327 /* Only used for very small systems: */
328 uv_system_type = UV_LEGACY_APIC;
329 uv_apic = 0;
330
331 } else {
332 goto badbios;
333 }
334
335 pr_info("UV: OEM IDs %s/%s, System/HUB Types %d/%d, uv_apic %d\n", oem_id, oem_table_id, uv_system_type, uv_min_hub_revision_id, uv_apic);
336 uv_tsc_check_sync();
337
338 return uv_apic;
339
340badbios:
341 pr_err("UV: OEM_ID:%s OEM_TABLE_ID:%s\n", oem_id, oem_table_id);
342 pr_err("Current BIOS not supported, update kernel and/or BIOS\n");
343 BUG();
344}
345
346enum uv_system_type get_uv_system_type(void)
347{
348 return uv_system_type;
349}
350
351int is_uv_system(void)
352{
353 return uv_system_type != UV_NONE;
354}
355EXPORT_SYMBOL_GPL(is_uv_system);
356
357int is_uv_hubless(void)
358{
359 return uv_hubless_system;
360}
361EXPORT_SYMBOL_GPL(is_uv_hubless);
362
363void **__uv_hub_info_list;
364EXPORT_SYMBOL_GPL(__uv_hub_info_list);
365
366DEFINE_PER_CPU(struct uv_cpu_info_s, __uv_cpu_info);
367EXPORT_PER_CPU_SYMBOL_GPL(__uv_cpu_info);
368
369short uv_possible_blades;
370EXPORT_SYMBOL_GPL(uv_possible_blades);
371
372unsigned long sn_rtc_cycles_per_second;
373EXPORT_SYMBOL(sn_rtc_cycles_per_second);
374
375/* The following values are used for the per node hub info struct */
376static __initdata unsigned short *_node_to_pnode;
377static __initdata unsigned short _min_socket, _max_socket;
378static __initdata unsigned short _min_pnode, _max_pnode, _gr_table_len;
379static __initdata struct uv_gam_range_entry *uv_gre_table;
380static __initdata struct uv_gam_parameters *uv_gp_table;
381static __initdata unsigned short *_socket_to_node;
382static __initdata unsigned short *_socket_to_pnode;
383static __initdata unsigned short *_pnode_to_socket;
384
385static __initdata struct uv_gam_range_s *_gr_table;
386
387#define SOCK_EMPTY ((unsigned short)~0)
388
389extern int uv_hub_info_version(void)
390{
391 return UV_HUB_INFO_VERSION;
392}
393EXPORT_SYMBOL(uv_hub_info_version);
394
395/* Build GAM range lookup table: */
396static __init void build_uv_gr_table(void)
397{
398 struct uv_gam_range_entry *gre = uv_gre_table;
399 struct uv_gam_range_s *grt;
400 unsigned long last_limit = 0, ram_limit = 0;
401 int bytes, i, sid, lsid = -1, indx = 0, lindx = -1;
402
403 if (!gre)
404 return;
405
406 bytes = _gr_table_len * sizeof(struct uv_gam_range_s);
407 grt = kzalloc(bytes, GFP_KERNEL);
408 BUG_ON(!grt);
409 _gr_table = grt;
410
411 for (; gre->type != UV_GAM_RANGE_TYPE_UNUSED; gre++) {
412 if (gre->type == UV_GAM_RANGE_TYPE_HOLE) {
413 if (!ram_limit) {
414 /* Mark hole between RAM/non-RAM: */
415 ram_limit = last_limit;
416 last_limit = gre->limit;
417 lsid++;
418 continue;
419 }
420 last_limit = gre->limit;
421 pr_info("UV: extra hole in GAM RE table @%d\n", (int)(gre - uv_gre_table));
422 continue;
423 }
424 if (_max_socket < gre->sockid) {
425 pr_err("UV: GAM table sockid(%d) too large(>%d) @%d\n", gre->sockid, _max_socket, (int)(gre - uv_gre_table));
426 continue;
427 }
428 sid = gre->sockid - _min_socket;
429 if (lsid < sid) {
430 /* New range: */
431 grt = &_gr_table[indx];
432 grt->base = lindx;
433 grt->nasid = gre->nasid;
434 grt->limit = last_limit = gre->limit;
435 lsid = sid;
436 lindx = indx++;
437 continue;
438 }
439 /* Update range: */
440 if (lsid == sid && !ram_limit) {
441 /* .. if contiguous: */
442 if (grt->limit == last_limit) {
443 grt->limit = last_limit = gre->limit;
444 continue;
445 }
446 }
447 /* Non-contiguous RAM range: */
448 if (!ram_limit) {
449 grt++;
450 grt->base = lindx;
451 grt->nasid = gre->nasid;
452 grt->limit = last_limit = gre->limit;
453 continue;
454 }
455 /* Non-contiguous/non-RAM: */
456 grt++;
457 /* base is this entry */
458 grt->base = grt - _gr_table;
459 grt->nasid = gre->nasid;
460 grt->limit = last_limit = gre->limit;
461 lsid++;
462 }
463
464 /* Shorten table if possible */
465 grt++;
466 i = grt - _gr_table;
467 if (i < _gr_table_len) {
468 void *ret;
469
470 bytes = i * sizeof(struct uv_gam_range_s);
471 ret = krealloc(_gr_table, bytes, GFP_KERNEL);
472 if (ret) {
473 _gr_table = ret;
474 _gr_table_len = i;
475 }
476 }
477
478 /* Display resultant GAM range table: */
479 for (i = 0, grt = _gr_table; i < _gr_table_len; i++, grt++) {
480 unsigned long start, end;
481 int gb = grt->base;
482
483 start = gb < 0 ? 0 : (unsigned long)_gr_table[gb].limit << UV_GAM_RANGE_SHFT;
484 end = (unsigned long)grt->limit << UV_GAM_RANGE_SHFT;
485
486 pr_info("UV: GAM Range %2d %04x 0x%013lx-0x%013lx (%d)\n", i, grt->nasid, start, end, gb);
487 }
488}
489
490static int uv_wakeup_secondary(int phys_apicid, unsigned long start_rip)
491{
492 unsigned long val;
493 int pnode;
494
495 pnode = uv_apicid_to_pnode(phys_apicid);
496 phys_apicid |= uv_apicid_hibits;
497
498 val = (1UL << UVH_IPI_INT_SEND_SHFT) |
499 (phys_apicid << UVH_IPI_INT_APIC_ID_SHFT) |
500 ((start_rip << UVH_IPI_INT_VECTOR_SHFT) >> 12) |
501 APIC_DM_INIT;
502
503 uv_write_global_mmr64(pnode, UVH_IPI_INT, val);
504
505 val = (1UL << UVH_IPI_INT_SEND_SHFT) |
506 (phys_apicid << UVH_IPI_INT_APIC_ID_SHFT) |
507 ((start_rip << UVH_IPI_INT_VECTOR_SHFT) >> 12) |
508 APIC_DM_STARTUP;
509
510 uv_write_global_mmr64(pnode, UVH_IPI_INT, val);
511
512 return 0;
513}
514
515static void uv_send_IPI_one(int cpu, int vector)
516{
517 unsigned long apicid;
518 int pnode;
519
520 apicid = per_cpu(x86_cpu_to_apicid, cpu);
521 pnode = uv_apicid_to_pnode(apicid);
522 uv_hub_send_ipi(pnode, apicid, vector);
523}
524
525static void uv_send_IPI_mask(const struct cpumask *mask, int vector)
526{
527 unsigned int cpu;
528
529 for_each_cpu(cpu, mask)
530 uv_send_IPI_one(cpu, vector);
531}
532
533static void uv_send_IPI_mask_allbutself(const struct cpumask *mask, int vector)
534{
535 unsigned int this_cpu = smp_processor_id();
536 unsigned int cpu;
537
538 for_each_cpu(cpu, mask) {
539 if (cpu != this_cpu)
540 uv_send_IPI_one(cpu, vector);
541 }
542}
543
544static void uv_send_IPI_allbutself(int vector)
545{
546 unsigned int this_cpu = smp_processor_id();
547 unsigned int cpu;
548
549 for_each_online_cpu(cpu) {
550 if (cpu != this_cpu)
551 uv_send_IPI_one(cpu, vector);
552 }
553}
554
555static void uv_send_IPI_all(int vector)
556{
557 uv_send_IPI_mask(cpu_online_mask, vector);
558}
559
560static int uv_apic_id_valid(u32 apicid)
561{
562 return 1;
563}
564
565static int uv_apic_id_registered(void)
566{
567 return 1;
568}
569
570static void uv_init_apic_ldr(void)
571{
572}
573
574static u32 apic_uv_calc_apicid(unsigned int cpu)
575{
576 return apic_default_calc_apicid(cpu) | uv_apicid_hibits;
577}
578
579static unsigned int x2apic_get_apic_id(unsigned long x)
580{
581 unsigned int id;
582
583 WARN_ON(preemptible() && num_online_cpus() > 1);
584 id = x | __this_cpu_read(x2apic_extra_bits);
585
586 return id;
587}
588
589static u32 set_apic_id(unsigned int id)
590{
591 /* CHECKME: Do we need to mask out the xapic extra bits? */
592 return id;
593}
594
595static unsigned int uv_read_apic_id(void)
596{
597 return x2apic_get_apic_id(apic_read(APIC_ID));
598}
599
600static int uv_phys_pkg_id(int initial_apicid, int index_msb)
601{
602 return uv_read_apic_id() >> index_msb;
603}
604
605static void uv_send_IPI_self(int vector)
606{
607 apic_write(APIC_SELF_IPI, vector);
608}
609
610static int uv_probe(void)
611{
612 return apic == &apic_x2apic_uv_x;
613}
614
615static struct apic apic_x2apic_uv_x __ro_after_init = {
616
617 .name = "UV large system",
618 .probe = uv_probe,
619 .acpi_madt_oem_check = uv_acpi_madt_oem_check,
620 .apic_id_valid = uv_apic_id_valid,
621 .apic_id_registered = uv_apic_id_registered,
622
623 .irq_delivery_mode = dest_Fixed,
624 .irq_dest_mode = 0, /* Physical */
625
626 .disable_esr = 0,
627 .dest_logical = APIC_DEST_LOGICAL,
628 .check_apicid_used = NULL,
629
630 .init_apic_ldr = uv_init_apic_ldr,
631
632 .ioapic_phys_id_map = NULL,
633 .setup_apic_routing = NULL,
634 .cpu_present_to_apicid = default_cpu_present_to_apicid,
635 .apicid_to_cpu_present = NULL,
636 .check_phys_apicid_present = default_check_phys_apicid_present,
637 .phys_pkg_id = uv_phys_pkg_id,
638
639 .get_apic_id = x2apic_get_apic_id,
640 .set_apic_id = set_apic_id,
641
642 .calc_dest_apicid = apic_uv_calc_apicid,
643
644 .send_IPI = uv_send_IPI_one,
645 .send_IPI_mask = uv_send_IPI_mask,
646 .send_IPI_mask_allbutself = uv_send_IPI_mask_allbutself,
647 .send_IPI_allbutself = uv_send_IPI_allbutself,
648 .send_IPI_all = uv_send_IPI_all,
649 .send_IPI_self = uv_send_IPI_self,
650
651 .wakeup_secondary_cpu = uv_wakeup_secondary,
652 .inquire_remote_apic = NULL,
653
654 .read = native_apic_msr_read,
655 .write = native_apic_msr_write,
656 .eoi_write = native_apic_msr_eoi_write,
657 .icr_read = native_x2apic_icr_read,
658 .icr_write = native_x2apic_icr_write,
659 .wait_icr_idle = native_x2apic_wait_icr_idle,
660 .safe_wait_icr_idle = native_safe_x2apic_wait_icr_idle,
661};
662
663static void set_x2apic_extra_bits(int pnode)
664{
665 __this_cpu_write(x2apic_extra_bits, pnode << uvh_apicid.s.pnode_shift);
666}
667
668#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_LENGTH 3
669#define DEST_SHIFT UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR_DEST_BASE_SHFT
670
671static __init void get_lowmem_redirect(unsigned long *base, unsigned long *size)
672{
673 union uvh_rh_gam_alias210_overlay_config_2_mmr_u alias;
674 union uvh_rh_gam_alias210_redirect_config_2_mmr_u redirect;
675 unsigned long m_redirect;
676 unsigned long m_overlay;
677 int i;
678
679 for (i = 0; i < UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_LENGTH; i++) {
680 switch (i) {
681 case 0:
682 m_redirect = UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR;
683 m_overlay = UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR;
684 break;
685 case 1:
686 m_redirect = UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR;
687 m_overlay = UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR;
688 break;
689 case 2:
690 m_redirect = UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR;
691 m_overlay = UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR;
692 break;
693 }
694 alias.v = uv_read_local_mmr(m_overlay);
695 if (alias.s.enable && alias.s.base == 0) {
696 *size = (1UL << alias.s.m_alias);
697 redirect.v = uv_read_local_mmr(m_redirect);
698 *base = (unsigned long)redirect.s.dest_base << DEST_SHIFT;
699 return;
700 }
701 }
702 *base = *size = 0;
703}
704
705enum map_type {map_wb, map_uc};
706
707static __init void map_high(char *id, unsigned long base, int pshift, int bshift, int max_pnode, enum map_type map_type)
708{
709 unsigned long bytes, paddr;
710
711 paddr = base << pshift;
712 bytes = (1UL << bshift) * (max_pnode + 1);
713 if (!paddr) {
714 pr_info("UV: Map %s_HI base address NULL\n", id);
715 return;
716 }
717 pr_debug("UV: Map %s_HI 0x%lx - 0x%lx\n", id, paddr, paddr + bytes);
718 if (map_type == map_uc)
719 init_extra_mapping_uc(paddr, bytes);
720 else
721 init_extra_mapping_wb(paddr, bytes);
722}
723
724static __init void map_gru_distributed(unsigned long c)
725{
726 union uvh_rh_gam_gru_overlay_config_mmr_u gru;
727 u64 paddr;
728 unsigned long bytes;
729 int nid;
730
731 gru.v = c;
732
733 /* Only base bits 42:28 relevant in dist mode */
734 gru_dist_base = gru.v & 0x000007fff0000000UL;
735 if (!gru_dist_base) {
736 pr_info("UV: Map GRU_DIST base address NULL\n");
737 return;
738 }
739
740 bytes = 1UL << UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_SHFT;
741 gru_dist_lmask = ((1UL << uv_hub_info->m_val) - 1) & ~(bytes - 1);
742 gru_dist_umask = ~((1UL << uv_hub_info->m_val) - 1);
743 gru_dist_base &= gru_dist_lmask; /* Clear bits above M */
744
745 for_each_online_node(nid) {
746 paddr = ((u64)uv_node_to_pnode(nid) << uv_hub_info->m_val) |
747 gru_dist_base;
748 init_extra_mapping_wb(paddr, bytes);
749 gru_first_node_paddr = min(paddr, gru_first_node_paddr);
750 gru_last_node_paddr = max(paddr, gru_last_node_paddr);
751 }
752
753 /* Save upper (63:M) bits of address only for is_GRU_range */
754 gru_first_node_paddr &= gru_dist_umask;
755 gru_last_node_paddr &= gru_dist_umask;
756
757 pr_debug("UV: Map GRU_DIST base 0x%016llx 0x%016llx - 0x%016llx\n", gru_dist_base, gru_first_node_paddr, gru_last_node_paddr);
758}
759
760static __init void map_gru_high(int max_pnode)
761{
762 union uvh_rh_gam_gru_overlay_config_mmr_u gru;
763 int shift = UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_SHFT;
764 unsigned long mask = UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_MASK;
765 unsigned long base;
766
767 gru.v = uv_read_local_mmr(UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR);
768 if (!gru.s.enable) {
769 pr_info("UV: GRU disabled\n");
770 return;
771 }
772
773 /* Only UV3 has distributed GRU mode */
774 if (is_uv3_hub() && gru.s3.mode) {
775 map_gru_distributed(gru.v);
776 return;
777 }
778
779 base = (gru.v & mask) >> shift;
780 map_high("GRU", base, shift, shift, max_pnode, map_wb);
781 gru_start_paddr = ((u64)base << shift);
782 gru_end_paddr = gru_start_paddr + (1UL << shift) * (max_pnode + 1);
783}
784
785static __init void map_mmr_high(int max_pnode)
786{
787 union uvh_rh_gam_mmr_overlay_config_mmr_u mmr;
788 int shift = UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR_BASE_SHFT;
789
790 mmr.v = uv_read_local_mmr(UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR);
791 if (mmr.s.enable)
792 map_high("MMR", mmr.s.base, shift, shift, max_pnode, map_uc);
793 else
794 pr_info("UV: MMR disabled\n");
795}
796
797/* UV3/4 have identical MMIOH overlay configs, UV4A is slightly different */
798static __init void map_mmioh_high_uv34(int index, int min_pnode, int max_pnode)
799{
800 unsigned long overlay;
801 unsigned long mmr;
802 unsigned long base;
803 unsigned long nasid_mask;
804 unsigned long m_overlay;
805 int i, n, shift, m_io, max_io;
806 int nasid, lnasid, fi, li;
807 char *id;
808
809 if (index == 0) {
810 id = "MMIOH0";
811 m_overlay = UVH_RH_GAM_MMIOH_OVERLAY_CONFIG0_MMR;
812 overlay = uv_read_local_mmr(m_overlay);
813 base = overlay & UVH_RH_GAM_MMIOH_OVERLAY_CONFIG0_MMR_BASE_MASK;
814 mmr = UVH_RH_GAM_MMIOH_REDIRECT_CONFIG0_MMR;
815 m_io = (overlay & UVH_RH_GAM_MMIOH_OVERLAY_CONFIG0_MMR_M_IO_MASK)
816 >> UVH_RH_GAM_MMIOH_OVERLAY_CONFIG0_MMR_M_IO_SHFT;
817 shift = UVH_RH_GAM_MMIOH_OVERLAY_CONFIG0_MMR_M_IO_SHFT;
818 n = UVH_RH_GAM_MMIOH_REDIRECT_CONFIG0_MMR_DEPTH;
819 nasid_mask = UVH_RH_GAM_MMIOH_REDIRECT_CONFIG0_MMR_NASID_MASK;
820 } else {
821 id = "MMIOH1";
822 m_overlay = UVH_RH_GAM_MMIOH_OVERLAY_CONFIG1_MMR;
823 overlay = uv_read_local_mmr(m_overlay);
824 base = overlay & UVH_RH_GAM_MMIOH_OVERLAY_CONFIG1_MMR_BASE_MASK;
825 mmr = UVH_RH_GAM_MMIOH_REDIRECT_CONFIG1_MMR;
826 m_io = (overlay & UVH_RH_GAM_MMIOH_OVERLAY_CONFIG1_MMR_M_IO_MASK)
827 >> UVH_RH_GAM_MMIOH_OVERLAY_CONFIG1_MMR_M_IO_SHFT;
828 shift = UVH_RH_GAM_MMIOH_OVERLAY_CONFIG1_MMR_M_IO_SHFT;
829 n = UVH_RH_GAM_MMIOH_REDIRECT_CONFIG1_MMR_DEPTH;
830 nasid_mask = UVH_RH_GAM_MMIOH_REDIRECT_CONFIG1_MMR_NASID_MASK;
831 }
832 pr_info("UV: %s overlay 0x%lx base:0x%lx m_io:%d\n", id, overlay, base, m_io);
833 if (!(overlay & UVH_RH_GAM_MMIOH_OVERLAY_CONFIG0_MMR_ENABLE_MASK)) {
834 pr_info("UV: %s disabled\n", id);
835 return;
836 }
837
838 /* Convert to NASID: */
839 min_pnode *= 2;
840 max_pnode *= 2;
841 max_io = lnasid = fi = li = -1;
842
843 for (i = 0; i < n; i++) {
844 unsigned long m_redirect = mmr + i * 8;
845 unsigned long redirect = uv_read_local_mmr(m_redirect);
846
847 nasid = redirect & nasid_mask;
848 if (i == 0)
849 pr_info("UV: %s redirect base 0x%lx(@0x%lx) 0x%04x\n",
850 id, redirect, m_redirect, nasid);
851
852 /* Invalid NASID: */
853 if (nasid < min_pnode || max_pnode < nasid)
854 nasid = -1;
855
856 if (nasid == lnasid) {
857 li = i;
858 /* Last entry check: */
859 if (i != n-1)
860 continue;
861 }
862
863 /* Check if we have a cached (or last) redirect to print: */
864 if (lnasid != -1 || (i == n-1 && nasid != -1)) {
865 unsigned long addr1, addr2;
866 int f, l;
867
868 if (lnasid == -1) {
869 f = l = i;
870 lnasid = nasid;
871 } else {
872 f = fi;
873 l = li;
874 }
875 addr1 = (base << shift) + f * (1ULL << m_io);
876 addr2 = (base << shift) + (l + 1) * (1ULL << m_io);
877 pr_info("UV: %s[%03d..%03d] NASID 0x%04x ADDR 0x%016lx - 0x%016lx\n", id, fi, li, lnasid, addr1, addr2);
878 if (max_io < l)
879 max_io = l;
880 }
881 fi = li = i;
882 lnasid = nasid;
883 }
884
885 pr_info("UV: %s base:0x%lx shift:%d M_IO:%d MAX_IO:%d\n", id, base, shift, m_io, max_io);
886
887 if (max_io >= 0)
888 map_high(id, base, shift, m_io, max_io, map_uc);
889}
890
891static __init void map_mmioh_high(int min_pnode, int max_pnode)
892{
893 union uvh_rh_gam_mmioh_overlay_config_mmr_u mmioh;
894 unsigned long mmr, base;
895 int shift, enable, m_io, n_io;
896
897 if (is_uv3_hub() || is_uv4_hub()) {
898 /* Map both MMIOH regions: */
899 map_mmioh_high_uv34(0, min_pnode, max_pnode);
900 map_mmioh_high_uv34(1, min_pnode, max_pnode);
901 return;
902 }
903
904 if (is_uv1_hub()) {
905 mmr = UV1H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR;
906 shift = UV1H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_BASE_SHFT;
907 mmioh.v = uv_read_local_mmr(mmr);
908 enable = !!mmioh.s1.enable;
909 base = mmioh.s1.base;
910 m_io = mmioh.s1.m_io;
911 n_io = mmioh.s1.n_io;
912 } else if (is_uv2_hub()) {
913 mmr = UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR;
914 shift = UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_BASE_SHFT;
915 mmioh.v = uv_read_local_mmr(mmr);
916 enable = !!mmioh.s2.enable;
917 base = mmioh.s2.base;
918 m_io = mmioh.s2.m_io;
919 n_io = mmioh.s2.n_io;
920 } else {
921 return;
922 }
923
924 if (enable) {
925 max_pnode &= (1 << n_io) - 1;
926 pr_info("UV: base:0x%lx shift:%d N_IO:%d M_IO:%d max_pnode:0x%x\n", base, shift, m_io, n_io, max_pnode);
927 map_high("MMIOH", base, shift, m_io, max_pnode, map_uc);
928 } else {
929 pr_info("UV: MMIOH disabled\n");
930 }
931}
932
933static __init void map_low_mmrs(void)
934{
935 init_extra_mapping_uc(UV_GLOBAL_MMR32_BASE, UV_GLOBAL_MMR32_SIZE);
936 init_extra_mapping_uc(UV_LOCAL_MMR_BASE, UV_LOCAL_MMR_SIZE);
937}
938
939static __init void uv_rtc_init(void)
940{
941 long status;
942 u64 ticks_per_sec;
943
944 status = uv_bios_freq_base(BIOS_FREQ_BASE_REALTIME_CLOCK, &ticks_per_sec);
945
946 if (status != BIOS_STATUS_SUCCESS || ticks_per_sec < 100000) {
947 pr_warn("UV: unable to determine platform RTC clock frequency, guessing.\n");
948
949 /* BIOS gives wrong value for clock frequency, so guess: */
950 sn_rtc_cycles_per_second = 1000000000000UL / 30000UL;
951 } else {
952 sn_rtc_cycles_per_second = ticks_per_sec;
953 }
954}
955
956/*
957 * percpu heartbeat timer
958 */
959static void uv_heartbeat(struct timer_list *timer)
960{
961 unsigned char bits = uv_scir_info->state;
962
963 /* Flip heartbeat bit: */
964 bits ^= SCIR_CPU_HEARTBEAT;
965
966 /* Is this CPU idle? */
967 if (idle_cpu(raw_smp_processor_id()))
968 bits &= ~SCIR_CPU_ACTIVITY;
969 else
970 bits |= SCIR_CPU_ACTIVITY;
971
972 /* Update system controller interface reg: */
973 uv_set_scir_bits(bits);
974
975 /* Enable next timer period: */
976 mod_timer(timer, jiffies + SCIR_CPU_HB_INTERVAL);
977}
978
979static int uv_heartbeat_enable(unsigned int cpu)
980{
981 while (!uv_cpu_scir_info(cpu)->enabled) {
982 struct timer_list *timer = &uv_cpu_scir_info(cpu)->timer;
983
984 uv_set_cpu_scir_bits(cpu, SCIR_CPU_HEARTBEAT|SCIR_CPU_ACTIVITY);
985 timer_setup(timer, uv_heartbeat, TIMER_PINNED);
986 timer->expires = jiffies + SCIR_CPU_HB_INTERVAL;
987 add_timer_on(timer, cpu);
988 uv_cpu_scir_info(cpu)->enabled = 1;
989
990 /* Also ensure that boot CPU is enabled: */
991 cpu = 0;
992 }
993 return 0;
994}
995
996#ifdef CONFIG_HOTPLUG_CPU
997static int uv_heartbeat_disable(unsigned int cpu)
998{
999 if (uv_cpu_scir_info(cpu)->enabled) {
1000 uv_cpu_scir_info(cpu)->enabled = 0;
1001 del_timer(&uv_cpu_scir_info(cpu)->timer);
1002 }
1003 uv_set_cpu_scir_bits(cpu, 0xff);
1004 return 0;
1005}
1006
1007static __init void uv_scir_register_cpu_notifier(void)
1008{
1009 cpuhp_setup_state_nocalls(CPUHP_AP_ONLINE_DYN, "x86/x2apic-uvx:online",
1010 uv_heartbeat_enable, uv_heartbeat_disable);
1011}
1012
1013#else /* !CONFIG_HOTPLUG_CPU */
1014
1015static __init void uv_scir_register_cpu_notifier(void)
1016{
1017}
1018
1019static __init int uv_init_heartbeat(void)
1020{
1021 int cpu;
1022
1023 if (is_uv_system()) {
1024 for_each_online_cpu(cpu)
1025 uv_heartbeat_enable(cpu);
1026 }
1027
1028 return 0;
1029}
1030
1031late_initcall(uv_init_heartbeat);
1032
1033#endif /* !CONFIG_HOTPLUG_CPU */
1034
1035/* Direct Legacy VGA I/O traffic to designated IOH */
1036int uv_set_vga_state(struct pci_dev *pdev, bool decode, unsigned int command_bits, u32 flags)
1037{
1038 int domain, bus, rc;
1039
1040 if (!(flags & PCI_VGA_STATE_CHANGE_BRIDGE))
1041 return 0;
1042
1043 if ((command_bits & PCI_COMMAND_IO) == 0)
1044 return 0;
1045
1046 domain = pci_domain_nr(pdev->bus);
1047 bus = pdev->bus->number;
1048
1049 rc = uv_bios_set_legacy_vga_target(decode, domain, bus);
1050
1051 return rc;
1052}
1053
1054/*
1055 * Called on each CPU to initialize the per_cpu UV data area.
1056 * FIXME: hotplug not supported yet
1057 */
1058void uv_cpu_init(void)
1059{
1060 /* CPU 0 initialization will be done via uv_system_init. */
1061 if (smp_processor_id() == 0)
1062 return;
1063
1064 uv_hub_info->nr_online_cpus++;
1065
1066 if (get_uv_system_type() == UV_NON_UNIQUE_APIC)
1067 set_x2apic_extra_bits(uv_hub_info->pnode);
1068}
1069
1070struct mn {
1071 unsigned char m_val;
1072 unsigned char n_val;
1073 unsigned char m_shift;
1074 unsigned char n_lshift;
1075};
1076
1077static void get_mn(struct mn *mnp)
1078{
1079 union uvh_rh_gam_config_mmr_u m_n_config;
1080 union uv3h_gr0_gam_gr_config_u m_gr_config;
1081
1082 /* Make sure the whole structure is well initialized: */
1083 memset(mnp, 0, sizeof(*mnp));
1084
1085 m_n_config.v = uv_read_local_mmr(UVH_RH_GAM_CONFIG_MMR);
1086 mnp->n_val = m_n_config.s.n_skt;
1087
1088 if (is_uv4_hub()) {
1089 mnp->m_val = 0;
1090 mnp->n_lshift = 0;
1091 } else if (is_uv3_hub()) {
1092 mnp->m_val = m_n_config.s3.m_skt;
1093 m_gr_config.v = uv_read_local_mmr(UV3H_GR0_GAM_GR_CONFIG);
1094 mnp->n_lshift = m_gr_config.s3.m_skt;
1095 } else if (is_uv2_hub()) {
1096 mnp->m_val = m_n_config.s2.m_skt;
1097 mnp->n_lshift = mnp->m_val == 40 ? 40 : 39;
1098 } else if (is_uv1_hub()) {
1099 mnp->m_val = m_n_config.s1.m_skt;
1100 mnp->n_lshift = mnp->m_val;
1101 }
1102 mnp->m_shift = mnp->m_val ? 64 - mnp->m_val : 0;
1103}
1104
1105void __init uv_init_hub_info(struct uv_hub_info_s *hi)
1106{
1107 union uvh_node_id_u node_id;
1108 struct mn mn;
1109
1110 get_mn(&mn);
1111 hi->gpa_mask = mn.m_val ?
1112 (1UL << (mn.m_val + mn.n_val)) - 1 :
1113 (1UL << uv_cpuid.gpa_shift) - 1;
1114
1115 hi->m_val = mn.m_val;
1116 hi->n_val = mn.n_val;
1117 hi->m_shift = mn.m_shift;
1118 hi->n_lshift = mn.n_lshift ? mn.n_lshift : 0;
1119 hi->hub_revision = uv_hub_info->hub_revision;
1120 hi->pnode_mask = uv_cpuid.pnode_mask;
1121 hi->min_pnode = _min_pnode;
1122 hi->min_socket = _min_socket;
1123 hi->pnode_to_socket = _pnode_to_socket;
1124 hi->socket_to_node = _socket_to_node;
1125 hi->socket_to_pnode = _socket_to_pnode;
1126 hi->gr_table_len = _gr_table_len;
1127 hi->gr_table = _gr_table;
1128
1129 node_id.v = uv_read_local_mmr(UVH_NODE_ID);
1130 uv_cpuid.gnode_shift = max_t(unsigned int, uv_cpuid.gnode_shift, mn.n_val);
1131 hi->gnode_extra = (node_id.s.node_id & ~((1 << uv_cpuid.gnode_shift) - 1)) >> 1;
1132 if (mn.m_val)
1133 hi->gnode_upper = (u64)hi->gnode_extra << mn.m_val;
1134
1135 if (uv_gp_table) {
1136 hi->global_mmr_base = uv_gp_table->mmr_base;
1137 hi->global_mmr_shift = uv_gp_table->mmr_shift;
1138 hi->global_gru_base = uv_gp_table->gru_base;
1139 hi->global_gru_shift = uv_gp_table->gru_shift;
1140 hi->gpa_shift = uv_gp_table->gpa_shift;
1141 hi->gpa_mask = (1UL << hi->gpa_shift) - 1;
1142 } else {
1143 hi->global_mmr_base = uv_read_local_mmr(UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR) & ~UV_MMR_ENABLE;
1144 hi->global_mmr_shift = _UV_GLOBAL_MMR64_PNODE_SHIFT;
1145 }
1146
1147 get_lowmem_redirect(&hi->lowmem_remap_base, &hi->lowmem_remap_top);
1148
1149 hi->apic_pnode_shift = uv_cpuid.socketid_shift;
1150
1151 /* Show system specific info: */
1152 pr_info("UV: N:%d M:%d m_shift:%d n_lshift:%d\n", hi->n_val, hi->m_val, hi->m_shift, hi->n_lshift);
1153 pr_info("UV: gpa_mask/shift:0x%lx/%d pnode_mask:0x%x apic_pns:%d\n", hi->gpa_mask, hi->gpa_shift, hi->pnode_mask, hi->apic_pnode_shift);
1154 pr_info("UV: mmr_base/shift:0x%lx/%ld gru_base/shift:0x%lx/%ld\n", hi->global_mmr_base, hi->global_mmr_shift, hi->global_gru_base, hi->global_gru_shift);
1155 pr_info("UV: gnode_upper:0x%lx gnode_extra:0x%x\n", hi->gnode_upper, hi->gnode_extra);
1156}
1157
1158static void __init decode_gam_params(unsigned long ptr)
1159{
1160 uv_gp_table = (struct uv_gam_parameters *)ptr;
1161
1162 pr_info("UV: GAM Params...\n");
1163 pr_info("UV: mmr_base/shift:0x%llx/%d gru_base/shift:0x%llx/%d gpa_shift:%d\n",
1164 uv_gp_table->mmr_base, uv_gp_table->mmr_shift,
1165 uv_gp_table->gru_base, uv_gp_table->gru_shift,
1166 uv_gp_table->gpa_shift);
1167}
1168
1169static void __init decode_gam_rng_tbl(unsigned long ptr)
1170{
1171 struct uv_gam_range_entry *gre = (struct uv_gam_range_entry *)ptr;
1172 unsigned long lgre = 0;
1173 int index = 0;
1174 int sock_min = 999999, pnode_min = 99999;
1175 int sock_max = -1, pnode_max = -1;
1176
1177 uv_gre_table = gre;
1178 for (; gre->type != UV_GAM_RANGE_TYPE_UNUSED; gre++) {
1179 unsigned long size = ((unsigned long)(gre->limit - lgre)
1180 << UV_GAM_RANGE_SHFT);
1181 int order = 0;
1182 char suffix[] = " KMGTPE";
1183
1184 while (size > 9999 && order < sizeof(suffix)) {
1185 size /= 1024;
1186 order++;
1187 }
1188
1189 if (!index) {
1190 pr_info("UV: GAM Range Table...\n");
1191 pr_info("UV: # %20s %14s %5s %4s %5s %3s %2s\n", "Range", "", "Size", "Type", "NASID", "SID", "PN");
1192 }
1193 pr_info("UV: %2d: 0x%014lx-0x%014lx %5lu%c %3d %04x %02x %02x\n",
1194 index++,
1195 (unsigned long)lgre << UV_GAM_RANGE_SHFT,
1196 (unsigned long)gre->limit << UV_GAM_RANGE_SHFT,
1197 size, suffix[order],
1198 gre->type, gre->nasid, gre->sockid, gre->pnode);
1199
1200 lgre = gre->limit;
1201 if (sock_min > gre->sockid)
1202 sock_min = gre->sockid;
1203 if (sock_max < gre->sockid)
1204 sock_max = gre->sockid;
1205 if (pnode_min > gre->pnode)
1206 pnode_min = gre->pnode;
1207 if (pnode_max < gre->pnode)
1208 pnode_max = gre->pnode;
1209 }
1210 _min_socket = sock_min;
1211 _max_socket = sock_max;
1212 _min_pnode = pnode_min;
1213 _max_pnode = pnode_max;
1214 _gr_table_len = index;
1215
1216 pr_info("UV: GRT: %d entries, sockets(min:%x,max:%x) pnodes(min:%x,max:%x)\n", index, _min_socket, _max_socket, _min_pnode, _max_pnode);
1217}
1218
1219static int __init decode_uv_systab(void)
1220{
1221 struct uv_systab *st;
1222 int i;
1223
1224 if (uv_hub_info->hub_revision < UV4_HUB_REVISION_BASE)
1225 return 0; /* No extended UVsystab required */
1226
1227 st = uv_systab;
1228 if ((!st) || (st->revision < UV_SYSTAB_VERSION_UV4_LATEST)) {
1229 int rev = st ? st->revision : 0;
1230
1231 pr_err("UV: BIOS UVsystab version(%x) mismatch, expecting(%x)\n", rev, UV_SYSTAB_VERSION_UV4_LATEST);
1232 pr_err("UV: Cannot support UV operations, switching to generic PC\n");
1233 uv_system_type = UV_NONE;
1234
1235 return -EINVAL;
1236 }
1237
1238 for (i = 0; st->entry[i].type != UV_SYSTAB_TYPE_UNUSED; i++) {
1239 unsigned long ptr = st->entry[i].offset;
1240
1241 if (!ptr)
1242 continue;
1243
1244 ptr = ptr + (unsigned long)st;
1245
1246 switch (st->entry[i].type) {
1247 case UV_SYSTAB_TYPE_GAM_PARAMS:
1248 decode_gam_params(ptr);
1249 break;
1250
1251 case UV_SYSTAB_TYPE_GAM_RNG_TBL:
1252 decode_gam_rng_tbl(ptr);
1253 break;
1254 }
1255 }
1256 return 0;
1257}
1258
1259/*
1260 * Set up physical blade translations from UVH_NODE_PRESENT_TABLE
1261 * .. NB: UVH_NODE_PRESENT_TABLE is going away,
1262 * .. being replaced by GAM Range Table
1263 */
1264static __init void boot_init_possible_blades(struct uv_hub_info_s *hub_info)
1265{
1266 int i, uv_pb = 0;
1267
1268 pr_info("UV: NODE_PRESENT_DEPTH = %d\n", UVH_NODE_PRESENT_TABLE_DEPTH);
1269 for (i = 0; i < UVH_NODE_PRESENT_TABLE_DEPTH; i++) {
1270 unsigned long np;
1271
1272 np = uv_read_local_mmr(UVH_NODE_PRESENT_TABLE + i * 8);
1273 if (np)
1274 pr_info("UV: NODE_PRESENT(%d) = 0x%016lx\n", i, np);
1275
1276 uv_pb += hweight64(np);
1277 }
1278 if (uv_possible_blades != uv_pb)
1279 uv_possible_blades = uv_pb;
1280}
1281
1282static void __init build_socket_tables(void)
1283{
1284 struct uv_gam_range_entry *gre = uv_gre_table;
1285 int num, nump;
1286 int cpu, i, lnid;
1287 int minsock = _min_socket;
1288 int maxsock = _max_socket;
1289 int minpnode = _min_pnode;
1290 int maxpnode = _max_pnode;
1291 size_t bytes;
1292
1293 if (!gre) {
1294 if (is_uv1_hub() || is_uv2_hub() || is_uv3_hub()) {
1295 pr_info("UV: No UVsystab socket table, ignoring\n");
1296 return;
1297 }
1298 pr_crit("UV: Error: UVsystab address translations not available!\n");
1299 BUG();
1300 }
1301
1302 /* Build socket id -> node id, pnode */
1303 num = maxsock - minsock + 1;
1304 bytes = num * sizeof(_socket_to_node[0]);
1305 _socket_to_node = kmalloc(bytes, GFP_KERNEL);
1306 _socket_to_pnode = kmalloc(bytes, GFP_KERNEL);
1307
1308 nump = maxpnode - minpnode + 1;
1309 bytes = nump * sizeof(_pnode_to_socket[0]);
1310 _pnode_to_socket = kmalloc(bytes, GFP_KERNEL);
1311 BUG_ON(!_socket_to_node || !_socket_to_pnode || !_pnode_to_socket);
1312
1313 for (i = 0; i < num; i++)
1314 _socket_to_node[i] = _socket_to_pnode[i] = SOCK_EMPTY;
1315
1316 for (i = 0; i < nump; i++)
1317 _pnode_to_socket[i] = SOCK_EMPTY;
1318
1319 /* Fill in pnode/node/addr conversion list values: */
1320 pr_info("UV: GAM Building socket/pnode conversion tables\n");
1321 for (; gre->type != UV_GAM_RANGE_TYPE_UNUSED; gre++) {
1322 if (gre->type == UV_GAM_RANGE_TYPE_HOLE)
1323 continue;
1324 i = gre->sockid - minsock;
1325 /* Duplicate: */
1326 if (_socket_to_pnode[i] != SOCK_EMPTY)
1327 continue;
1328 _socket_to_pnode[i] = gre->pnode;
1329
1330 i = gre->pnode - minpnode;
1331 _pnode_to_socket[i] = gre->sockid;
1332
1333 pr_info("UV: sid:%02x type:%d nasid:%04x pn:%02x pn2s:%2x\n",
1334 gre->sockid, gre->type, gre->nasid,
1335 _socket_to_pnode[gre->sockid - minsock],
1336 _pnode_to_socket[gre->pnode - minpnode]);
1337 }
1338
1339 /* Set socket -> node values: */
1340 lnid = -1;
1341 for_each_present_cpu(cpu) {
1342 int nid = cpu_to_node(cpu);
1343 int apicid, sockid;
1344
1345 if (lnid == nid)
1346 continue;
1347 lnid = nid;
1348 apicid = per_cpu(x86_cpu_to_apicid, cpu);
1349 sockid = apicid >> uv_cpuid.socketid_shift;
1350 _socket_to_node[sockid - minsock] = nid;
1351 pr_info("UV: sid:%02x: apicid:%04x node:%2d\n",
1352 sockid, apicid, nid);
1353 }
1354
1355 /* Set up physical blade to pnode translation from GAM Range Table: */
1356 bytes = num_possible_nodes() * sizeof(_node_to_pnode[0]);
1357 _node_to_pnode = kmalloc(bytes, GFP_KERNEL);
1358 BUG_ON(!_node_to_pnode);
1359
1360 for (lnid = 0; lnid < num_possible_nodes(); lnid++) {
1361 unsigned short sockid;
1362
1363 for (sockid = minsock; sockid <= maxsock; sockid++) {
1364 if (lnid == _socket_to_node[sockid - minsock]) {
1365 _node_to_pnode[lnid] = _socket_to_pnode[sockid - minsock];
1366 break;
1367 }
1368 }
1369 if (sockid > maxsock) {
1370 pr_err("UV: socket for node %d not found!\n", lnid);
1371 BUG();
1372 }
1373 }
1374
1375 /*
1376 * If socket id == pnode or socket id == node for all nodes,
1377 * system runs faster by removing corresponding conversion table.
1378 */
1379 pr_info("UV: Checking socket->node/pnode for identity maps\n");
1380 if (minsock == 0) {
1381 for (i = 0; i < num; i++)
1382 if (_socket_to_node[i] == SOCK_EMPTY || i != _socket_to_node[i])
1383 break;
1384 if (i >= num) {
1385 kfree(_socket_to_node);
1386 _socket_to_node = NULL;
1387 pr_info("UV: 1:1 socket_to_node table removed\n");
1388 }
1389 }
1390 if (minsock == minpnode) {
1391 for (i = 0; i < num; i++)
1392 if (_socket_to_pnode[i] != SOCK_EMPTY &&
1393 _socket_to_pnode[i] != i + minpnode)
1394 break;
1395 if (i >= num) {
1396 kfree(_socket_to_pnode);
1397 _socket_to_pnode = NULL;
1398 pr_info("UV: 1:1 socket_to_pnode table removed\n");
1399 }
1400 }
1401}
1402
1403static void __init uv_system_init_hub(void)
1404{
1405 struct uv_hub_info_s hub_info = {0};
1406 int bytes, cpu, nodeid;
1407 unsigned short min_pnode = 9999, max_pnode = 0;
1408 char *hub = is_uv4_hub() ? "UV400" :
1409 is_uv3_hub() ? "UV300" :
1410 is_uv2_hub() ? "UV2000/3000" :
1411 is_uv1_hub() ? "UV100/1000" : NULL;
1412
1413 if (!hub) {
1414 pr_err("UV: Unknown/unsupported UV hub\n");
1415 return;
1416 }
1417 pr_info("UV: Found %s hub\n", hub);
1418
1419 map_low_mmrs();
1420
1421 /* Get uv_systab for decoding: */
1422 uv_bios_init();
1423
1424 /* If there's an UVsystab problem then abort UV init: */
1425 if (decode_uv_systab() < 0)
1426 return;
1427
1428 build_socket_tables();
1429 build_uv_gr_table();
1430 uv_init_hub_info(&hub_info);
1431 uv_possible_blades = num_possible_nodes();
1432 if (!_node_to_pnode)
1433 boot_init_possible_blades(&hub_info);
1434
1435 /* uv_num_possible_blades() is really the hub count: */
1436 pr_info("UV: Found %d hubs, %d nodes, %d CPUs\n", uv_num_possible_blades(), num_possible_nodes(), num_possible_cpus());
1437
1438 uv_bios_get_sn_info(0, &uv_type, &sn_partition_id, &sn_coherency_id, &sn_region_size, &system_serial_number);
1439 hub_info.coherency_domain_number = sn_coherency_id;
1440 uv_rtc_init();
1441
1442 bytes = sizeof(void *) * uv_num_possible_blades();
1443 __uv_hub_info_list = kzalloc(bytes, GFP_KERNEL);
1444 BUG_ON(!__uv_hub_info_list);
1445
1446 bytes = sizeof(struct uv_hub_info_s);
1447 for_each_node(nodeid) {
1448 struct uv_hub_info_s *new_hub;
1449
1450 if (__uv_hub_info_list[nodeid]) {
1451 pr_err("UV: Node %d UV HUB already initialized!?\n", nodeid);
1452 BUG();
1453 }
1454
1455 /* Allocate new per hub info list */
1456 new_hub = (nodeid == 0) ? &uv_hub_info_node0 : kzalloc_node(bytes, GFP_KERNEL, nodeid);
1457 BUG_ON(!new_hub);
1458 __uv_hub_info_list[nodeid] = new_hub;
1459 new_hub = uv_hub_info_list(nodeid);
1460 BUG_ON(!new_hub);
1461 *new_hub = hub_info;
1462
1463 /* Use information from GAM table if available: */
1464 if (_node_to_pnode)
1465 new_hub->pnode = _node_to_pnode[nodeid];
1466 else /* Or fill in during CPU loop: */
1467 new_hub->pnode = 0xffff;
1468
1469 new_hub->numa_blade_id = uv_node_to_blade_id(nodeid);
1470 new_hub->memory_nid = -1;
1471 new_hub->nr_possible_cpus = 0;
1472 new_hub->nr_online_cpus = 0;
1473 }
1474
1475 /* Initialize per CPU info: */
1476 for_each_possible_cpu(cpu) {
1477 int apicid = per_cpu(x86_cpu_to_apicid, cpu);
1478 int numa_node_id;
1479 unsigned short pnode;
1480
1481 nodeid = cpu_to_node(cpu);
1482 numa_node_id = numa_cpu_node(cpu);
1483 pnode = uv_apicid_to_pnode(apicid);
1484
1485 uv_cpu_info_per(cpu)->p_uv_hub_info = uv_hub_info_list(nodeid);
1486 uv_cpu_info_per(cpu)->blade_cpu_id = uv_cpu_hub_info(cpu)->nr_possible_cpus++;
1487 if (uv_cpu_hub_info(cpu)->memory_nid == -1)
1488 uv_cpu_hub_info(cpu)->memory_nid = cpu_to_node(cpu);
1489
1490 /* Init memoryless node: */
1491 if (nodeid != numa_node_id &&
1492 uv_hub_info_list(numa_node_id)->pnode == 0xffff)
1493 uv_hub_info_list(numa_node_id)->pnode = pnode;
1494 else if (uv_cpu_hub_info(cpu)->pnode == 0xffff)
1495 uv_cpu_hub_info(cpu)->pnode = pnode;
1496
1497 uv_cpu_scir_info(cpu)->offset = uv_scir_offset(apicid);
1498 }
1499
1500 for_each_node(nodeid) {
1501 unsigned short pnode = uv_hub_info_list(nodeid)->pnode;
1502
1503 /* Add pnode info for pre-GAM list nodes without CPUs: */
1504 if (pnode == 0xffff) {
1505 unsigned long paddr;
1506
1507 paddr = node_start_pfn(nodeid) << PAGE_SHIFT;
1508 pnode = uv_gpa_to_pnode(uv_soc_phys_ram_to_gpa(paddr));
1509 uv_hub_info_list(nodeid)->pnode = pnode;
1510 }
1511 min_pnode = min(pnode, min_pnode);
1512 max_pnode = max(pnode, max_pnode);
1513 pr_info("UV: UVHUB node:%2d pn:%02x nrcpus:%d\n",
1514 nodeid,
1515 uv_hub_info_list(nodeid)->pnode,
1516 uv_hub_info_list(nodeid)->nr_possible_cpus);
1517 }
1518
1519 pr_info("UV: min_pnode:%02x max_pnode:%02x\n", min_pnode, max_pnode);
1520 map_gru_high(max_pnode);
1521 map_mmr_high(max_pnode);
1522 map_mmioh_high(min_pnode, max_pnode);
1523
1524 uv_nmi_setup();
1525 uv_cpu_init();
1526 uv_scir_register_cpu_notifier();
1527 proc_mkdir("sgi_uv", NULL);
1528
1529 /* Register Legacy VGA I/O redirection handler: */
1530 pci_register_set_vga_state(uv_set_vga_state);
1531
1532 /*
1533 * For a kdump kernel the reset must be BOOT_ACPI, not BOOT_EFI, as
1534 * EFI is not enabled in the kdump kernel:
1535 */
1536 if (is_kdump_kernel())
1537 reboot_type = BOOT_ACPI;
1538}
1539
1540/*
1541 * There is a small amount of UV specific code needed to initialize a
1542 * UV system that does not have a "UV HUB" (referred to as "hubless").
1543 */
1544void __init uv_system_init(void)
1545{
1546 if (likely(!is_uv_system() && !is_uv_hubless()))
1547 return;
1548
1549 if (is_uv_system())
1550 uv_system_init_hub();
1551 else
1552 uv_nmi_setup_hubless();
1553}
1554
1555apic_driver(apic_x2apic_uv_x);
1/*
2 * This file is subject to the terms and conditions of the GNU General Public
3 * License. See the file "COPYING" in the main directory of this archive
4 * for more details.
5 *
6 * SGI UV APIC functions (note: not an Intel compatible APIC)
7 *
8 * (C) Copyright 2020 Hewlett Packard Enterprise Development LP
9 * Copyright (C) 2007-2014 Silicon Graphics, Inc. All rights reserved.
10 */
11#include <linux/crash_dump.h>
12#include <linux/cpuhotplug.h>
13#include <linux/cpumask.h>
14#include <linux/proc_fs.h>
15#include <linux/memory.h>
16#include <linux/export.h>
17#include <linux/pci.h>
18#include <linux/acpi.h>
19#include <linux/efi.h>
20
21#include <asm/e820/api.h>
22#include <asm/uv/uv_mmrs.h>
23#include <asm/uv/uv_hub.h>
24#include <asm/uv/bios.h>
25#include <asm/uv/uv.h>
26#include <asm/apic.h>
27
28#include "local.h"
29
30static enum uv_system_type uv_system_type;
31static int uv_hubbed_system;
32static int uv_hubless_system;
33static u64 gru_start_paddr, gru_end_paddr;
34static union uvh_apicid uvh_apicid;
35static int uv_node_id;
36
37/* Unpack AT/OEM/TABLE ID's to be NULL terminated strings */
38static u8 uv_archtype[UV_AT_SIZE + 1];
39static u8 oem_id[ACPI_OEM_ID_SIZE + 1];
40static u8 oem_table_id[ACPI_OEM_TABLE_ID_SIZE + 1];
41
42/* Information derived from CPUID and some UV MMRs */
43static struct {
44 unsigned int apicid_shift;
45 unsigned int apicid_mask;
46 unsigned int socketid_shift; /* aka pnode_shift for UV2/3 */
47 unsigned int pnode_mask;
48 unsigned int nasid_shift;
49 unsigned int gpa_shift;
50 unsigned int gnode_shift;
51 unsigned int m_skt;
52 unsigned int n_skt;
53} uv_cpuid;
54
55static int uv_min_hub_revision_id;
56
57static struct apic apic_x2apic_uv_x;
58static struct uv_hub_info_s uv_hub_info_node0;
59
60/* Set this to use hardware error handler instead of kernel panic: */
61static int disable_uv_undefined_panic = 1;
62
63unsigned long uv_undefined(char *str)
64{
65 if (likely(!disable_uv_undefined_panic))
66 panic("UV: error: undefined MMR: %s\n", str);
67 else
68 pr_crit("UV: error: undefined MMR: %s\n", str);
69
70 /* Cause a machine fault: */
71 return ~0ul;
72}
73EXPORT_SYMBOL(uv_undefined);
74
75static unsigned long __init uv_early_read_mmr(unsigned long addr)
76{
77 unsigned long val, *mmr;
78
79 mmr = early_ioremap(UV_LOCAL_MMR_BASE | addr, sizeof(*mmr));
80 val = *mmr;
81 early_iounmap(mmr, sizeof(*mmr));
82
83 return val;
84}
85
86static inline bool is_GRU_range(u64 start, u64 end)
87{
88 if (!gru_start_paddr)
89 return false;
90
91 return start >= gru_start_paddr && end <= gru_end_paddr;
92}
93
94static bool uv_is_untracked_pat_range(u64 start, u64 end)
95{
96 return is_ISA_range(start, end) || is_GRU_range(start, end);
97}
98
99static void __init early_get_pnodeid(void)
100{
101 int pnode;
102
103 uv_cpuid.m_skt = 0;
104 if (UVH_RH10_GAM_ADDR_MAP_CONFIG) {
105 union uvh_rh10_gam_addr_map_config_u m_n_config;
106
107 m_n_config.v = uv_early_read_mmr(UVH_RH10_GAM_ADDR_MAP_CONFIG);
108 uv_cpuid.n_skt = m_n_config.s.n_skt;
109 uv_cpuid.nasid_shift = 0;
110 } else if (UVH_RH_GAM_ADDR_MAP_CONFIG) {
111 union uvh_rh_gam_addr_map_config_u m_n_config;
112
113 m_n_config.v = uv_early_read_mmr(UVH_RH_GAM_ADDR_MAP_CONFIG);
114 uv_cpuid.n_skt = m_n_config.s.n_skt;
115 if (is_uv(UV3))
116 uv_cpuid.m_skt = m_n_config.s3.m_skt;
117 if (is_uv(UV2))
118 uv_cpuid.m_skt = m_n_config.s2.m_skt;
119 uv_cpuid.nasid_shift = 1;
120 } else {
121 unsigned long GAM_ADDR_MAP_CONFIG = 0;
122
123 WARN(GAM_ADDR_MAP_CONFIG == 0,
124 "UV: WARN: GAM_ADDR_MAP_CONFIG is not available\n");
125 uv_cpuid.n_skt = 0;
126 uv_cpuid.nasid_shift = 0;
127 }
128
129 if (is_uv(UV4|UVY))
130 uv_cpuid.gnode_shift = 2; /* min partition is 4 sockets */
131
132 uv_cpuid.pnode_mask = (1 << uv_cpuid.n_skt) - 1;
133 pnode = (uv_node_id >> uv_cpuid.nasid_shift) & uv_cpuid.pnode_mask;
134 uv_cpuid.gpa_shift = 46; /* Default unless changed */
135
136 pr_info("UV: n_skt:%d pnmsk:%x pn:%x\n",
137 uv_cpuid.n_skt, uv_cpuid.pnode_mask, pnode);
138}
139
140/* Running on a UV Hubbed system, determine which UV Hub Type it is */
141static int __init early_set_hub_type(void)
142{
143 union uvh_node_id_u node_id;
144
145 /*
146 * The NODE_ID MMR is always at offset 0.
147 * Contains the chip part # + revision.
148 * Node_id field started with 15 bits,
149 * ... now 7 but upper 8 are masked to 0.
150 * All blades/nodes have the same part # and hub revision.
151 */
152 node_id.v = uv_early_read_mmr(UVH_NODE_ID);
153 uv_node_id = node_id.sx.node_id;
154
155 switch (node_id.s.part_number) {
156
157 case UV5_HUB_PART_NUMBER:
158 uv_min_hub_revision_id = node_id.s.revision
159 + UV5_HUB_REVISION_BASE;
160 uv_hub_type_set(UV5);
161 break;
162
163 /* UV4/4A only have a revision difference */
164 case UV4_HUB_PART_NUMBER:
165 uv_min_hub_revision_id = node_id.s.revision
166 + UV4_HUB_REVISION_BASE - 1;
167 uv_hub_type_set(UV4);
168 if (uv_min_hub_revision_id == UV4A_HUB_REVISION_BASE)
169 uv_hub_type_set(UV4|UV4A);
170 break;
171
172 case UV3_HUB_PART_NUMBER:
173 case UV3_HUB_PART_NUMBER_X:
174 uv_min_hub_revision_id = node_id.s.revision
175 + UV3_HUB_REVISION_BASE;
176 uv_hub_type_set(UV3);
177 break;
178
179 case UV2_HUB_PART_NUMBER:
180 case UV2_HUB_PART_NUMBER_X:
181 uv_min_hub_revision_id = node_id.s.revision
182 + UV2_HUB_REVISION_BASE - 1;
183 uv_hub_type_set(UV2);
184 break;
185
186 default:
187 return 0;
188 }
189
190 pr_info("UV: part#:%x rev:%d rev_id:%d UVtype:0x%x\n",
191 node_id.s.part_number, node_id.s.revision,
192 uv_min_hub_revision_id, is_uv(~0));
193
194 return 1;
195}
196
197static void __init uv_tsc_check_sync(void)
198{
199 u64 mmr;
200 int sync_state;
201 int mmr_shift;
202 char *state;
203
204 /* UV5 guarantees synced TSCs; do not zero TSC_ADJUST */
205 if (!is_uv(UV2|UV3|UV4)) {
206 mark_tsc_async_resets("UV5+");
207 return;
208 }
209
210 /* UV2,3,4, UV BIOS TSC sync state available */
211 mmr = uv_early_read_mmr(UVH_TSC_SYNC_MMR);
212 mmr_shift =
213 is_uv2_hub() ? UVH_TSC_SYNC_SHIFT_UV2K : UVH_TSC_SYNC_SHIFT;
214 sync_state = (mmr >> mmr_shift) & UVH_TSC_SYNC_MASK;
215
216 /* Check if TSC is valid for all sockets */
217 switch (sync_state) {
218 case UVH_TSC_SYNC_VALID:
219 state = "in sync";
220 mark_tsc_async_resets("UV BIOS");
221 break;
222
223 /* If BIOS state unknown, don't do anything */
224 case UVH_TSC_SYNC_UNKNOWN:
225 state = "unknown";
226 break;
227
228 /* Otherwise, BIOS indicates problem with TSC */
229 default:
230 state = "unstable";
231 mark_tsc_unstable("UV BIOS");
232 break;
233 }
234 pr_info("UV: TSC sync state from BIOS:0%d(%s)\n", sync_state, state);
235}
236
237/* Selector for (4|4A|5) structs */
238#define uvxy_field(sname, field, undef) ( \
239 is_uv(UV4A) ? sname.s4a.field : \
240 is_uv(UV4) ? sname.s4.field : \
241 is_uv(UV3) ? sname.s3.field : \
242 undef)
243
244/* [Copied from arch/x86/kernel/cpu/topology.c:detect_extended_topology()] */
245
246#define SMT_LEVEL 0 /* Leaf 0xb SMT level */
247#define INVALID_TYPE 0 /* Leaf 0xb sub-leaf types */
248#define SMT_TYPE 1
249#define CORE_TYPE 2
250#define LEAFB_SUBTYPE(ecx) (((ecx) >> 8) & 0xff)
251#define BITS_SHIFT_NEXT_LEVEL(eax) ((eax) & 0x1f)
252
253static void set_x2apic_bits(void)
254{
255 unsigned int eax, ebx, ecx, edx, sub_index;
256 unsigned int sid_shift;
257
258 cpuid(0, &eax, &ebx, &ecx, &edx);
259 if (eax < 0xb) {
260 pr_info("UV: CPU does not have CPUID.11\n");
261 return;
262 }
263
264 cpuid_count(0xb, SMT_LEVEL, &eax, &ebx, &ecx, &edx);
265 if (ebx == 0 || (LEAFB_SUBTYPE(ecx) != SMT_TYPE)) {
266 pr_info("UV: CPUID.11 not implemented\n");
267 return;
268 }
269
270 sid_shift = BITS_SHIFT_NEXT_LEVEL(eax);
271 sub_index = 1;
272 do {
273 cpuid_count(0xb, sub_index, &eax, &ebx, &ecx, &edx);
274 if (LEAFB_SUBTYPE(ecx) == CORE_TYPE) {
275 sid_shift = BITS_SHIFT_NEXT_LEVEL(eax);
276 break;
277 }
278 sub_index++;
279 } while (LEAFB_SUBTYPE(ecx) != INVALID_TYPE);
280
281 uv_cpuid.apicid_shift = 0;
282 uv_cpuid.apicid_mask = (~(-1 << sid_shift));
283 uv_cpuid.socketid_shift = sid_shift;
284}
285
286static void __init early_get_apic_socketid_shift(void)
287{
288 if (is_uv2_hub() || is_uv3_hub())
289 uvh_apicid.v = uv_early_read_mmr(UVH_APICID);
290
291 set_x2apic_bits();
292
293 pr_info("UV: apicid_shift:%d apicid_mask:0x%x\n", uv_cpuid.apicid_shift, uv_cpuid.apicid_mask);
294 pr_info("UV: socketid_shift:%d pnode_mask:0x%x\n", uv_cpuid.socketid_shift, uv_cpuid.pnode_mask);
295}
296
297static void __init uv_stringify(int len, char *to, char *from)
298{
299 strscpy(to, from, len);
300
301 /* Trim trailing spaces */
302 (void)strim(to);
303}
304
305/* Find UV arch type entry in UVsystab */
306static unsigned long __init early_find_archtype(struct uv_systab *st)
307{
308 int i;
309
310 for (i = 0; st->entry[i].type != UV_SYSTAB_TYPE_UNUSED; i++) {
311 unsigned long ptr = st->entry[i].offset;
312
313 if (!ptr)
314 continue;
315 ptr += (unsigned long)st;
316 if (st->entry[i].type == UV_SYSTAB_TYPE_ARCH_TYPE)
317 return ptr;
318 }
319 return 0;
320}
321
322/* Validate UV arch type field in UVsystab */
323static int __init decode_arch_type(unsigned long ptr)
324{
325 struct uv_arch_type_entry *uv_ate = (struct uv_arch_type_entry *)ptr;
326 int n = strlen(uv_ate->archtype);
327
328 if (n > 0 && n < sizeof(uv_ate->archtype)) {
329 pr_info("UV: UVarchtype received from BIOS\n");
330 uv_stringify(sizeof(uv_archtype), uv_archtype, uv_ate->archtype);
331 return 1;
332 }
333 return 0;
334}
335
336/* Determine if UV arch type entry might exist in UVsystab */
337static int __init early_get_arch_type(void)
338{
339 unsigned long uvst_physaddr, uvst_size, ptr;
340 struct uv_systab *st;
341 u32 rev;
342 int ret;
343
344 uvst_physaddr = get_uv_systab_phys(0);
345 if (!uvst_physaddr)
346 return 0;
347
348 st = early_memremap_ro(uvst_physaddr, sizeof(struct uv_systab));
349 if (!st) {
350 pr_err("UV: Cannot access UVsystab, remap failed\n");
351 return 0;
352 }
353
354 rev = st->revision;
355 if (rev < UV_SYSTAB_VERSION_UV5) {
356 early_memunmap(st, sizeof(struct uv_systab));
357 return 0;
358 }
359
360 uvst_size = st->size;
361 early_memunmap(st, sizeof(struct uv_systab));
362 st = early_memremap_ro(uvst_physaddr, uvst_size);
363 if (!st) {
364 pr_err("UV: Cannot access UVarchtype, remap failed\n");
365 return 0;
366 }
367
368 ptr = early_find_archtype(st);
369 if (!ptr) {
370 early_memunmap(st, uvst_size);
371 return 0;
372 }
373
374 ret = decode_arch_type(ptr);
375 early_memunmap(st, uvst_size);
376 return ret;
377}
378
379/* UV system found, check which APIC MODE BIOS already selected */
380static void __init early_set_apic_mode(void)
381{
382 if (x2apic_enabled())
383 uv_system_type = UV_X2APIC;
384 else
385 uv_system_type = UV_LEGACY_APIC;
386}
387
388static int __init uv_set_system_type(char *_oem_id, char *_oem_table_id)
389{
390 /* Save OEM_ID passed from ACPI MADT */
391 uv_stringify(sizeof(oem_id), oem_id, _oem_id);
392
393 /* Check if BIOS sent us a UVarchtype */
394 if (!early_get_arch_type())
395
396 /* If not use OEM ID for UVarchtype */
397 uv_stringify(sizeof(uv_archtype), uv_archtype, oem_id);
398
399 /* Check if not hubbed */
400 if (strncmp(uv_archtype, "SGI", 3) != 0) {
401
402 /* (Not hubbed), check if not hubless */
403 if (strncmp(uv_archtype, "NSGI", 4) != 0)
404
405 /* (Not hubless), not a UV */
406 return 0;
407
408 /* Is UV hubless system */
409 uv_hubless_system = 0x01;
410
411 /* UV5 Hubless */
412 if (strncmp(uv_archtype, "NSGI5", 5) == 0)
413 uv_hubless_system |= 0x20;
414
415 /* UV4 Hubless: CH */
416 else if (strncmp(uv_archtype, "NSGI4", 5) == 0)
417 uv_hubless_system |= 0x10;
418
419 /* UV3 Hubless: UV300/MC990X w/o hub */
420 else
421 uv_hubless_system |= 0x8;
422
423 /* Copy OEM Table ID */
424 uv_stringify(sizeof(oem_table_id), oem_table_id, _oem_table_id);
425
426 pr_info("UV: OEM IDs %s/%s, SystemType %d, HUBLESS ID %x\n",
427 oem_id, oem_table_id, uv_system_type, uv_hubless_system);
428
429 return 0;
430 }
431
432 if (numa_off) {
433 pr_err("UV: NUMA is off, disabling UV support\n");
434 return 0;
435 }
436
437 /* Set hubbed type if true */
438 uv_hub_info->hub_revision =
439 !strncmp(uv_archtype, "SGI5", 4) ? UV5_HUB_REVISION_BASE :
440 !strncmp(uv_archtype, "SGI4", 4) ? UV4_HUB_REVISION_BASE :
441 !strncmp(uv_archtype, "SGI3", 4) ? UV3_HUB_REVISION_BASE :
442 !strcmp(uv_archtype, "SGI2") ? UV2_HUB_REVISION_BASE : 0;
443
444 switch (uv_hub_info->hub_revision) {
445 case UV5_HUB_REVISION_BASE:
446 uv_hubbed_system = 0x21;
447 uv_hub_type_set(UV5);
448 break;
449
450 case UV4_HUB_REVISION_BASE:
451 uv_hubbed_system = 0x11;
452 uv_hub_type_set(UV4);
453 break;
454
455 case UV3_HUB_REVISION_BASE:
456 uv_hubbed_system = 0x9;
457 uv_hub_type_set(UV3);
458 break;
459
460 case UV2_HUB_REVISION_BASE:
461 uv_hubbed_system = 0x5;
462 uv_hub_type_set(UV2);
463 break;
464
465 default:
466 return 0;
467 }
468
469 /* Get UV hub chip part number & revision */
470 early_set_hub_type();
471
472 /* Other UV setup functions */
473 early_set_apic_mode();
474 early_get_pnodeid();
475 early_get_apic_socketid_shift();
476 x86_platform.is_untracked_pat_range = uv_is_untracked_pat_range;
477 x86_platform.nmi_init = uv_nmi_init;
478 uv_tsc_check_sync();
479
480 return 1;
481}
482
483/* Called early to probe for the correct APIC driver */
484static int __init uv_acpi_madt_oem_check(char *_oem_id, char *_oem_table_id)
485{
486 /* Set up early hub info fields for Node 0 */
487 uv_cpu_info->p_uv_hub_info = &uv_hub_info_node0;
488
489 /* If not UV, return. */
490 if (uv_set_system_type(_oem_id, _oem_table_id) == 0)
491 return 0;
492
493 /* Save for display of the OEM Table ID */
494 uv_stringify(sizeof(oem_table_id), oem_table_id, _oem_table_id);
495
496 pr_info("UV: OEM IDs %s/%s, System/UVType %d/0x%x, HUB RevID %d\n",
497 oem_id, oem_table_id, uv_system_type, is_uv(UV_ANY),
498 uv_min_hub_revision_id);
499
500 return 0;
501}
502
503enum uv_system_type get_uv_system_type(void)
504{
505 return uv_system_type;
506}
507
508int uv_get_hubless_system(void)
509{
510 return uv_hubless_system;
511}
512EXPORT_SYMBOL_GPL(uv_get_hubless_system);
513
514ssize_t uv_get_archtype(char *buf, int len)
515{
516 return scnprintf(buf, len, "%s/%s", uv_archtype, oem_table_id);
517}
518EXPORT_SYMBOL_GPL(uv_get_archtype);
519
520int is_uv_system(void)
521{
522 return uv_system_type != UV_NONE;
523}
524EXPORT_SYMBOL_GPL(is_uv_system);
525
526int is_uv_hubbed(int uvtype)
527{
528 return (uv_hubbed_system & uvtype);
529}
530EXPORT_SYMBOL_GPL(is_uv_hubbed);
531
532static int is_uv_hubless(int uvtype)
533{
534 return (uv_hubless_system & uvtype);
535}
536
537void **__uv_hub_info_list;
538EXPORT_SYMBOL_GPL(__uv_hub_info_list);
539
540DEFINE_PER_CPU(struct uv_cpu_info_s, __uv_cpu_info);
541EXPORT_PER_CPU_SYMBOL_GPL(__uv_cpu_info);
542
543short uv_possible_blades;
544EXPORT_SYMBOL_GPL(uv_possible_blades);
545
546unsigned long sn_rtc_cycles_per_second;
547EXPORT_SYMBOL(sn_rtc_cycles_per_second);
548
549/* The following values are used for the per node hub info struct */
550static __initdata unsigned short _min_socket, _max_socket;
551static __initdata unsigned short _min_pnode, _max_pnode, _gr_table_len;
552static __initdata struct uv_gam_range_entry *uv_gre_table;
553static __initdata struct uv_gam_parameters *uv_gp_table;
554static __initdata unsigned short *_socket_to_node;
555static __initdata unsigned short *_socket_to_pnode;
556static __initdata unsigned short *_pnode_to_socket;
557static __initdata unsigned short *_node_to_socket;
558
559static __initdata struct uv_gam_range_s *_gr_table;
560
561#define SOCK_EMPTY ((unsigned short)~0)
562
563/* Default UV memory block size is 2GB */
564static unsigned long mem_block_size __initdata = (2UL << 30);
565
566/* Kernel parameter to specify UV mem block size */
567static int __init parse_mem_block_size(char *ptr)
568{
569 unsigned long size = memparse(ptr, NULL);
570
571 /* Size will be rounded down by set_block_size() below */
572 mem_block_size = size;
573 return 0;
574}
575early_param("uv_memblksize", parse_mem_block_size);
576
577static __init int adj_blksize(u32 lgre)
578{
579 unsigned long base = (unsigned long)lgre << UV_GAM_RANGE_SHFT;
580 unsigned long size;
581
582 for (size = mem_block_size; size > MIN_MEMORY_BLOCK_SIZE; size >>= 1)
583 if (IS_ALIGNED(base, size))
584 break;
585
586 if (size >= mem_block_size)
587 return 0;
588
589 mem_block_size = size;
590 return 1;
591}
592
593static __init void set_block_size(void)
594{
595 unsigned int order = ffs(mem_block_size);
596
597 if (order) {
598 /* adjust for ffs return of 1..64 */
599 set_memory_block_size_order(order - 1);
600 pr_info("UV: mem_block_size set to 0x%lx\n", mem_block_size);
601 } else {
602 /* bad or zero value, default to 1UL << 31 (2GB) */
603 pr_err("UV: mem_block_size error with 0x%lx\n", mem_block_size);
604 set_memory_block_size_order(31);
605 }
606}
607
608/* Build GAM range lookup table: */
609static __init void build_uv_gr_table(void)
610{
611 struct uv_gam_range_entry *gre = uv_gre_table;
612 struct uv_gam_range_s *grt;
613 unsigned long last_limit = 0, ram_limit = 0;
614 int bytes, i, sid, lsid = -1, indx = 0, lindx = -1;
615
616 if (!gre)
617 return;
618
619 bytes = _gr_table_len * sizeof(struct uv_gam_range_s);
620 grt = kzalloc(bytes, GFP_KERNEL);
621 if (WARN_ON_ONCE(!grt))
622 return;
623 _gr_table = grt;
624
625 for (; gre->type != UV_GAM_RANGE_TYPE_UNUSED; gre++) {
626 if (gre->type == UV_GAM_RANGE_TYPE_HOLE) {
627 if (!ram_limit) {
628 /* Mark hole between RAM/non-RAM: */
629 ram_limit = last_limit;
630 last_limit = gre->limit;
631 lsid++;
632 continue;
633 }
634 last_limit = gre->limit;
635 pr_info("UV: extra hole in GAM RE table @%d\n", (int)(gre - uv_gre_table));
636 continue;
637 }
638 if (_max_socket < gre->sockid) {
639 pr_err("UV: GAM table sockid(%d) too large(>%d) @%d\n", gre->sockid, _max_socket, (int)(gre - uv_gre_table));
640 continue;
641 }
642 sid = gre->sockid - _min_socket;
643 if (lsid < sid) {
644 /* New range: */
645 grt = &_gr_table[indx];
646 grt->base = lindx;
647 grt->nasid = gre->nasid;
648 grt->limit = last_limit = gre->limit;
649 lsid = sid;
650 lindx = indx++;
651 continue;
652 }
653 /* Update range: */
654 if (lsid == sid && !ram_limit) {
655 /* .. if contiguous: */
656 if (grt->limit == last_limit) {
657 grt->limit = last_limit = gre->limit;
658 continue;
659 }
660 }
661 /* Non-contiguous RAM range: */
662 if (!ram_limit) {
663 grt++;
664 grt->base = lindx;
665 grt->nasid = gre->nasid;
666 grt->limit = last_limit = gre->limit;
667 continue;
668 }
669 /* Non-contiguous/non-RAM: */
670 grt++;
671 /* base is this entry */
672 grt->base = grt - _gr_table;
673 grt->nasid = gre->nasid;
674 grt->limit = last_limit = gre->limit;
675 lsid++;
676 }
677
678 /* Shorten table if possible */
679 grt++;
680 i = grt - _gr_table;
681 if (i < _gr_table_len) {
682 void *ret;
683
684 bytes = i * sizeof(struct uv_gam_range_s);
685 ret = krealloc(_gr_table, bytes, GFP_KERNEL);
686 if (ret) {
687 _gr_table = ret;
688 _gr_table_len = i;
689 }
690 }
691
692 /* Display resultant GAM range table: */
693 for (i = 0, grt = _gr_table; i < _gr_table_len; i++, grt++) {
694 unsigned long start, end;
695 int gb = grt->base;
696
697 start = gb < 0 ? 0 : (unsigned long)_gr_table[gb].limit << UV_GAM_RANGE_SHFT;
698 end = (unsigned long)grt->limit << UV_GAM_RANGE_SHFT;
699
700 pr_info("UV: GAM Range %2d %04x 0x%013lx-0x%013lx (%d)\n", i, grt->nasid, start, end, gb);
701 }
702}
703
704static int uv_wakeup_secondary(u32 phys_apicid, unsigned long start_rip)
705{
706 unsigned long val;
707 int pnode;
708
709 pnode = uv_apicid_to_pnode(phys_apicid);
710
711 val = (1UL << UVH_IPI_INT_SEND_SHFT) |
712 (phys_apicid << UVH_IPI_INT_APIC_ID_SHFT) |
713 ((start_rip << UVH_IPI_INT_VECTOR_SHFT) >> 12) |
714 APIC_DM_INIT;
715
716 uv_write_global_mmr64(pnode, UVH_IPI_INT, val);
717
718 val = (1UL << UVH_IPI_INT_SEND_SHFT) |
719 (phys_apicid << UVH_IPI_INT_APIC_ID_SHFT) |
720 ((start_rip << UVH_IPI_INT_VECTOR_SHFT) >> 12) |
721 APIC_DM_STARTUP;
722
723 uv_write_global_mmr64(pnode, UVH_IPI_INT, val);
724
725 return 0;
726}
727
728static void uv_send_IPI_one(int cpu, int vector)
729{
730 unsigned long apicid = per_cpu(x86_cpu_to_apicid, cpu);
731 int pnode = uv_apicid_to_pnode(apicid);
732 unsigned long dmode, val;
733
734 if (vector == NMI_VECTOR)
735 dmode = APIC_DELIVERY_MODE_NMI;
736 else
737 dmode = APIC_DELIVERY_MODE_FIXED;
738
739 val = (1UL << UVH_IPI_INT_SEND_SHFT) |
740 (apicid << UVH_IPI_INT_APIC_ID_SHFT) |
741 (dmode << UVH_IPI_INT_DELIVERY_MODE_SHFT) |
742 (vector << UVH_IPI_INT_VECTOR_SHFT);
743
744 uv_write_global_mmr64(pnode, UVH_IPI_INT, val);
745}
746
747static void uv_send_IPI_mask(const struct cpumask *mask, int vector)
748{
749 unsigned int cpu;
750
751 for_each_cpu(cpu, mask)
752 uv_send_IPI_one(cpu, vector);
753}
754
755static void uv_send_IPI_mask_allbutself(const struct cpumask *mask, int vector)
756{
757 unsigned int this_cpu = smp_processor_id();
758 unsigned int cpu;
759
760 for_each_cpu(cpu, mask) {
761 if (cpu != this_cpu)
762 uv_send_IPI_one(cpu, vector);
763 }
764}
765
766static void uv_send_IPI_allbutself(int vector)
767{
768 unsigned int this_cpu = smp_processor_id();
769 unsigned int cpu;
770
771 for_each_online_cpu(cpu) {
772 if (cpu != this_cpu)
773 uv_send_IPI_one(cpu, vector);
774 }
775}
776
777static void uv_send_IPI_all(int vector)
778{
779 uv_send_IPI_mask(cpu_online_mask, vector);
780}
781
782static u32 set_apic_id(u32 id)
783{
784 return id;
785}
786
787static unsigned int uv_read_apic_id(void)
788{
789 return x2apic_get_apic_id(apic_read(APIC_ID));
790}
791
792static u32 uv_phys_pkg_id(u32 initial_apicid, int index_msb)
793{
794 return uv_read_apic_id() >> index_msb;
795}
796
797static int uv_probe(void)
798{
799 return apic == &apic_x2apic_uv_x;
800}
801
802static struct apic apic_x2apic_uv_x __ro_after_init = {
803
804 .name = "UV large system",
805 .probe = uv_probe,
806 .acpi_madt_oem_check = uv_acpi_madt_oem_check,
807
808 .dest_mode_logical = false,
809
810 .disable_esr = 0,
811
812 .cpu_present_to_apicid = default_cpu_present_to_apicid,
813 .phys_pkg_id = uv_phys_pkg_id,
814
815 .max_apic_id = UINT_MAX,
816 .get_apic_id = x2apic_get_apic_id,
817 .set_apic_id = set_apic_id,
818
819 .calc_dest_apicid = apic_default_calc_apicid,
820
821 .send_IPI = uv_send_IPI_one,
822 .send_IPI_mask = uv_send_IPI_mask,
823 .send_IPI_mask_allbutself = uv_send_IPI_mask_allbutself,
824 .send_IPI_allbutself = uv_send_IPI_allbutself,
825 .send_IPI_all = uv_send_IPI_all,
826 .send_IPI_self = x2apic_send_IPI_self,
827
828 .wakeup_secondary_cpu = uv_wakeup_secondary,
829
830 .read = native_apic_msr_read,
831 .write = native_apic_msr_write,
832 .eoi = native_apic_msr_eoi,
833 .icr_read = native_x2apic_icr_read,
834 .icr_write = native_x2apic_icr_write,
835};
836
837#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_LENGTH 3
838#define DEST_SHIFT UVXH_RH_GAM_ALIAS_0_REDIRECT_CONFIG_DEST_BASE_SHFT
839
840static __init void get_lowmem_redirect(unsigned long *base, unsigned long *size)
841{
842 union uvh_rh_gam_alias_2_overlay_config_u alias;
843 union uvh_rh_gam_alias_2_redirect_config_u redirect;
844 unsigned long m_redirect;
845 unsigned long m_overlay;
846 int i;
847
848 for (i = 0; i < UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_LENGTH; i++) {
849 switch (i) {
850 case 0:
851 m_redirect = UVH_RH_GAM_ALIAS_0_REDIRECT_CONFIG;
852 m_overlay = UVH_RH_GAM_ALIAS_0_OVERLAY_CONFIG;
853 break;
854 case 1:
855 m_redirect = UVH_RH_GAM_ALIAS_1_REDIRECT_CONFIG;
856 m_overlay = UVH_RH_GAM_ALIAS_1_OVERLAY_CONFIG;
857 break;
858 case 2:
859 m_redirect = UVH_RH_GAM_ALIAS_2_REDIRECT_CONFIG;
860 m_overlay = UVH_RH_GAM_ALIAS_2_OVERLAY_CONFIG;
861 break;
862 }
863 alias.v = uv_read_local_mmr(m_overlay);
864 if (alias.s.enable && alias.s.base == 0) {
865 *size = (1UL << alias.s.m_alias);
866 redirect.v = uv_read_local_mmr(m_redirect);
867 *base = (unsigned long)redirect.s.dest_base << DEST_SHIFT;
868 return;
869 }
870 }
871 *base = *size = 0;
872}
873
874enum map_type {map_wb, map_uc};
875static const char * const mt[] = { "WB", "UC" };
876
877static __init void map_high(char *id, unsigned long base, int pshift, int bshift, int max_pnode, enum map_type map_type)
878{
879 unsigned long bytes, paddr;
880
881 paddr = base << pshift;
882 bytes = (1UL << bshift) * (max_pnode + 1);
883 if (!paddr) {
884 pr_info("UV: Map %s_HI base address NULL\n", id);
885 return;
886 }
887 if (map_type == map_uc)
888 init_extra_mapping_uc(paddr, bytes);
889 else
890 init_extra_mapping_wb(paddr, bytes);
891
892 pr_info("UV: Map %s_HI 0x%lx - 0x%lx %s (%d segments)\n",
893 id, paddr, paddr + bytes, mt[map_type], max_pnode + 1);
894}
895
896static __init void map_gru_high(int max_pnode)
897{
898 union uvh_rh_gam_gru_overlay_config_u gru;
899 unsigned long mask, base;
900 int shift;
901
902 if (UVH_RH_GAM_GRU_OVERLAY_CONFIG) {
903 gru.v = uv_read_local_mmr(UVH_RH_GAM_GRU_OVERLAY_CONFIG);
904 shift = UVH_RH_GAM_GRU_OVERLAY_CONFIG_BASE_SHFT;
905 mask = UVH_RH_GAM_GRU_OVERLAY_CONFIG_BASE_MASK;
906 } else if (UVH_RH10_GAM_GRU_OVERLAY_CONFIG) {
907 gru.v = uv_read_local_mmr(UVH_RH10_GAM_GRU_OVERLAY_CONFIG);
908 shift = UVH_RH10_GAM_GRU_OVERLAY_CONFIG_BASE_SHFT;
909 mask = UVH_RH10_GAM_GRU_OVERLAY_CONFIG_BASE_MASK;
910 } else {
911 pr_err("UV: GRU unavailable (no MMR)\n");
912 return;
913 }
914
915 if (!gru.s.enable) {
916 pr_info("UV: GRU disabled (by BIOS)\n");
917 return;
918 }
919
920 base = (gru.v & mask) >> shift;
921 map_high("GRU", base, shift, shift, max_pnode, map_wb);
922 gru_start_paddr = ((u64)base << shift);
923 gru_end_paddr = gru_start_paddr + (1UL << shift) * (max_pnode + 1);
924}
925
926static __init void map_mmr_high(int max_pnode)
927{
928 unsigned long base;
929 int shift;
930 bool enable;
931
932 if (UVH_RH10_GAM_MMR_OVERLAY_CONFIG) {
933 union uvh_rh10_gam_mmr_overlay_config_u mmr;
934
935 mmr.v = uv_read_local_mmr(UVH_RH10_GAM_MMR_OVERLAY_CONFIG);
936 enable = mmr.s.enable;
937 base = mmr.s.base;
938 shift = UVH_RH10_GAM_MMR_OVERLAY_CONFIG_BASE_SHFT;
939 } else if (UVH_RH_GAM_MMR_OVERLAY_CONFIG) {
940 union uvh_rh_gam_mmr_overlay_config_u mmr;
941
942 mmr.v = uv_read_local_mmr(UVH_RH_GAM_MMR_OVERLAY_CONFIG);
943 enable = mmr.s.enable;
944 base = mmr.s.base;
945 shift = UVH_RH_GAM_MMR_OVERLAY_CONFIG_BASE_SHFT;
946 } else {
947 pr_err("UV:%s:RH_GAM_MMR_OVERLAY_CONFIG MMR undefined?\n",
948 __func__);
949 return;
950 }
951
952 if (enable)
953 map_high("MMR", base, shift, shift, max_pnode, map_uc);
954 else
955 pr_info("UV: MMR disabled\n");
956}
957
958/* Arch specific ENUM cases */
959enum mmioh_arch {
960 UV2_MMIOH = -1,
961 UVY_MMIOH0, UVY_MMIOH1,
962 UVX_MMIOH0, UVX_MMIOH1,
963};
964
965/* Calculate and Map MMIOH Regions */
966static void __init calc_mmioh_map(enum mmioh_arch index,
967 int min_pnode, int max_pnode,
968 int shift, unsigned long base, int m_io, int n_io)
969{
970 unsigned long mmr, nasid_mask;
971 int nasid, min_nasid, max_nasid, lnasid, mapped;
972 int i, fi, li, n, max_io;
973 char id[8];
974
975 /* One (UV2) mapping */
976 if (index == UV2_MMIOH) {
977 strscpy(id, "MMIOH", sizeof(id));
978 max_io = max_pnode;
979 mapped = 0;
980 goto map_exit;
981 }
982
983 /* small and large MMIOH mappings */
984 switch (index) {
985 case UVY_MMIOH0:
986 mmr = UVH_RH10_GAM_MMIOH_REDIRECT_CONFIG0;
987 nasid_mask = UVYH_RH10_GAM_MMIOH_REDIRECT_CONFIG0_NASID_MASK;
988 n = UVH_RH10_GAM_MMIOH_REDIRECT_CONFIG0_DEPTH;
989 min_nasid = min_pnode;
990 max_nasid = max_pnode;
991 mapped = 1;
992 break;
993 case UVY_MMIOH1:
994 mmr = UVH_RH10_GAM_MMIOH_REDIRECT_CONFIG1;
995 nasid_mask = UVYH_RH10_GAM_MMIOH_REDIRECT_CONFIG1_NASID_MASK;
996 n = UVH_RH10_GAM_MMIOH_REDIRECT_CONFIG1_DEPTH;
997 min_nasid = min_pnode;
998 max_nasid = max_pnode;
999 mapped = 1;
1000 break;
1001 case UVX_MMIOH0:
1002 mmr = UVH_RH_GAM_MMIOH_REDIRECT_CONFIG0;
1003 nasid_mask = UVH_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_MASK;
1004 n = UVH_RH_GAM_MMIOH_REDIRECT_CONFIG0_DEPTH;
1005 min_nasid = min_pnode * 2;
1006 max_nasid = max_pnode * 2;
1007 mapped = 1;
1008 break;
1009 case UVX_MMIOH1:
1010 mmr = UVH_RH_GAM_MMIOH_REDIRECT_CONFIG1;
1011 nasid_mask = UVH_RH_GAM_MMIOH_REDIRECT_CONFIG1_NASID_MASK;
1012 n = UVH_RH_GAM_MMIOH_REDIRECT_CONFIG1_DEPTH;
1013 min_nasid = min_pnode * 2;
1014 max_nasid = max_pnode * 2;
1015 mapped = 1;
1016 break;
1017 default:
1018 pr_err("UV:%s:Invalid mapping type:%d\n", __func__, index);
1019 return;
1020 }
1021
1022 /* enum values chosen so (index mod 2) is MMIOH 0/1 (low/high) */
1023 snprintf(id, sizeof(id), "MMIOH%d", index%2);
1024
1025 max_io = lnasid = fi = li = -1;
1026 for (i = 0; i < n; i++) {
1027 unsigned long m_redirect = mmr + i * 8;
1028 unsigned long redirect = uv_read_local_mmr(m_redirect);
1029
1030 nasid = redirect & nasid_mask;
1031 if (i == 0)
1032 pr_info("UV: %s redirect base 0x%lx(@0x%lx) 0x%04x\n",
1033 id, redirect, m_redirect, nasid);
1034
1035 /* Invalid NASID check */
1036 if (nasid < min_nasid || max_nasid < nasid) {
1037 /* Not an error: unused table entries get "poison" values */
1038 pr_debug("UV:%s:Invalid NASID(%x):%x (range:%x..%x)\n",
1039 __func__, index, nasid, min_nasid, max_nasid);
1040 nasid = -1;
1041 }
1042
1043 if (nasid == lnasid) {
1044 li = i;
1045 /* Last entry check: */
1046 if (i != n-1)
1047 continue;
1048 }
1049
1050 /* Check if we have a cached (or last) redirect to print: */
1051 if (lnasid != -1 || (i == n-1 && nasid != -1)) {
1052 unsigned long addr1, addr2;
1053 int f, l;
1054
1055 if (lnasid == -1) {
1056 f = l = i;
1057 lnasid = nasid;
1058 } else {
1059 f = fi;
1060 l = li;
1061 }
1062 addr1 = (base << shift) + f * (1ULL << m_io);
1063 addr2 = (base << shift) + (l + 1) * (1ULL << m_io);
1064 pr_info("UV: %s[%03d..%03d] NASID 0x%04x ADDR 0x%016lx - 0x%016lx\n",
1065 id, fi, li, lnasid, addr1, addr2);
1066 if (max_io < l)
1067 max_io = l;
1068 }
1069 fi = li = i;
1070 lnasid = nasid;
1071 }
1072
1073map_exit:
1074 pr_info("UV: %s base:0x%lx shift:%d m_io:%d max_io:%d max_pnode:0x%x\n",
1075 id, base, shift, m_io, max_io, max_pnode);
1076
1077 if (max_io >= 0 && !mapped)
1078 map_high(id, base, shift, m_io, max_io, map_uc);
1079}
1080
1081static __init void map_mmioh_high(int min_pnode, int max_pnode)
1082{
1083 /* UVY flavor */
1084 if (UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG0) {
1085 union uvh_rh10_gam_mmioh_overlay_config0_u mmioh0;
1086 union uvh_rh10_gam_mmioh_overlay_config1_u mmioh1;
1087
1088 mmioh0.v = uv_read_local_mmr(UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG0);
1089 if (unlikely(mmioh0.s.enable == 0))
1090 pr_info("UV: MMIOH0 disabled\n");
1091 else
1092 calc_mmioh_map(UVY_MMIOH0, min_pnode, max_pnode,
1093 UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG0_BASE_SHFT,
1094 mmioh0.s.base, mmioh0.s.m_io, mmioh0.s.n_io);
1095
1096 mmioh1.v = uv_read_local_mmr(UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG1);
1097 if (unlikely(mmioh1.s.enable == 0))
1098 pr_info("UV: MMIOH1 disabled\n");
1099 else
1100 calc_mmioh_map(UVY_MMIOH1, min_pnode, max_pnode,
1101 UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG1_BASE_SHFT,
1102 mmioh1.s.base, mmioh1.s.m_io, mmioh1.s.n_io);
1103 return;
1104 }
1105 /* UVX flavor */
1106 if (UVH_RH_GAM_MMIOH_OVERLAY_CONFIG0) {
1107 union uvh_rh_gam_mmioh_overlay_config0_u mmioh0;
1108 union uvh_rh_gam_mmioh_overlay_config1_u mmioh1;
1109
1110 mmioh0.v = uv_read_local_mmr(UVH_RH_GAM_MMIOH_OVERLAY_CONFIG0);
1111 if (unlikely(mmioh0.s.enable == 0))
1112 pr_info("UV: MMIOH0 disabled\n");
1113 else {
1114 unsigned long base = uvxy_field(mmioh0, base, 0);
1115 int m_io = uvxy_field(mmioh0, m_io, 0);
1116 int n_io = uvxy_field(mmioh0, n_io, 0);
1117
1118 calc_mmioh_map(UVX_MMIOH0, min_pnode, max_pnode,
1119 UVH_RH_GAM_MMIOH_OVERLAY_CONFIG0_BASE_SHFT,
1120 base, m_io, n_io);
1121 }
1122
1123 mmioh1.v = uv_read_local_mmr(UVH_RH_GAM_MMIOH_OVERLAY_CONFIG1);
1124 if (unlikely(mmioh1.s.enable == 0))
1125 pr_info("UV: MMIOH1 disabled\n");
1126 else {
1127 unsigned long base = uvxy_field(mmioh1, base, 0);
1128 int m_io = uvxy_field(mmioh1, m_io, 0);
1129 int n_io = uvxy_field(mmioh1, n_io, 0);
1130
1131 calc_mmioh_map(UVX_MMIOH1, min_pnode, max_pnode,
1132 UVH_RH_GAM_MMIOH_OVERLAY_CONFIG1_BASE_SHFT,
1133 base, m_io, n_io);
1134 }
1135 return;
1136 }
1137
1138 /* UV2 flavor */
1139 if (UVH_RH_GAM_MMIOH_OVERLAY_CONFIG) {
1140 union uvh_rh_gam_mmioh_overlay_config_u mmioh;
1141
1142 mmioh.v = uv_read_local_mmr(UVH_RH_GAM_MMIOH_OVERLAY_CONFIG);
1143 if (unlikely(mmioh.s2.enable == 0))
1144 pr_info("UV: MMIOH disabled\n");
1145 else
1146 calc_mmioh_map(UV2_MMIOH, min_pnode, max_pnode,
1147 UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_BASE_SHFT,
1148 mmioh.s2.base, mmioh.s2.m_io, mmioh.s2.n_io);
1149 return;
1150 }
1151}
1152
1153static __init void map_low_mmrs(void)
1154{
1155 if (UV_GLOBAL_MMR32_BASE)
1156 init_extra_mapping_uc(UV_GLOBAL_MMR32_BASE, UV_GLOBAL_MMR32_SIZE);
1157
1158 if (UV_LOCAL_MMR_BASE)
1159 init_extra_mapping_uc(UV_LOCAL_MMR_BASE, UV_LOCAL_MMR_SIZE);
1160}
1161
1162static __init void uv_rtc_init(void)
1163{
1164 long status;
1165 u64 ticks_per_sec;
1166
1167 status = uv_bios_freq_base(BIOS_FREQ_BASE_REALTIME_CLOCK, &ticks_per_sec);
1168
1169 if (status != BIOS_STATUS_SUCCESS || ticks_per_sec < 100000) {
1170 pr_warn("UV: unable to determine platform RTC clock frequency, guessing.\n");
1171
1172 /* BIOS gives wrong value for clock frequency, so guess: */
1173 sn_rtc_cycles_per_second = 1000000000000UL / 30000UL;
1174 } else {
1175 sn_rtc_cycles_per_second = ticks_per_sec;
1176 }
1177}
1178
1179/* Direct Legacy VGA I/O traffic to designated IOH */
1180static int uv_set_vga_state(struct pci_dev *pdev, bool decode, unsigned int command_bits, u32 flags)
1181{
1182 int domain, bus, rc;
1183
1184 if (!(flags & PCI_VGA_STATE_CHANGE_BRIDGE))
1185 return 0;
1186
1187 if ((command_bits & PCI_COMMAND_IO) == 0)
1188 return 0;
1189
1190 domain = pci_domain_nr(pdev->bus);
1191 bus = pdev->bus->number;
1192
1193 rc = uv_bios_set_legacy_vga_target(decode, domain, bus);
1194
1195 return rc;
1196}
1197
1198/*
1199 * Called on each CPU to initialize the per_cpu UV data area.
1200 * FIXME: hotplug not supported yet
1201 */
1202void uv_cpu_init(void)
1203{
1204 /* CPU 0 initialization will be done via uv_system_init. */
1205 if (smp_processor_id() == 0)
1206 return;
1207
1208 uv_hub_info->nr_online_cpus++;
1209}
1210
1211struct mn {
1212 unsigned char m_val;
1213 unsigned char n_val;
1214 unsigned char m_shift;
1215 unsigned char n_lshift;
1216};
1217
1218/* Initialize caller's MN struct and fill in values */
1219static void get_mn(struct mn *mnp)
1220{
1221 memset(mnp, 0, sizeof(*mnp));
1222 mnp->n_val = uv_cpuid.n_skt;
1223 if (is_uv(UV4|UVY)) {
1224 mnp->m_val = 0;
1225 mnp->n_lshift = 0;
1226 } else if (is_uv3_hub()) {
1227 union uvyh_gr0_gam_gr_config_u m_gr_config;
1228
1229 mnp->m_val = uv_cpuid.m_skt;
1230 m_gr_config.v = uv_read_local_mmr(UVH_GR0_GAM_GR_CONFIG);
1231 mnp->n_lshift = m_gr_config.s3.m_skt;
1232 } else if (is_uv2_hub()) {
1233 mnp->m_val = uv_cpuid.m_skt;
1234 mnp->n_lshift = mnp->m_val == 40 ? 40 : 39;
1235 }
1236 mnp->m_shift = mnp->m_val ? 64 - mnp->m_val : 0;
1237}
1238
1239static void __init uv_init_hub_info(struct uv_hub_info_s *hi)
1240{
1241 struct mn mn;
1242
1243 get_mn(&mn);
1244 hi->gpa_mask = mn.m_val ?
1245 (1UL << (mn.m_val + mn.n_val)) - 1 :
1246 (1UL << uv_cpuid.gpa_shift) - 1;
1247
1248 hi->m_val = mn.m_val;
1249 hi->n_val = mn.n_val;
1250 hi->m_shift = mn.m_shift;
1251 hi->n_lshift = mn.n_lshift ? mn.n_lshift : 0;
1252 hi->hub_revision = uv_hub_info->hub_revision;
1253 hi->hub_type = uv_hub_info->hub_type;
1254 hi->pnode_mask = uv_cpuid.pnode_mask;
1255 hi->nasid_shift = uv_cpuid.nasid_shift;
1256 hi->min_pnode = _min_pnode;
1257 hi->min_socket = _min_socket;
1258 hi->node_to_socket = _node_to_socket;
1259 hi->pnode_to_socket = _pnode_to_socket;
1260 hi->socket_to_node = _socket_to_node;
1261 hi->socket_to_pnode = _socket_to_pnode;
1262 hi->gr_table_len = _gr_table_len;
1263 hi->gr_table = _gr_table;
1264
1265 uv_cpuid.gnode_shift = max_t(unsigned int, uv_cpuid.gnode_shift, mn.n_val);
1266 hi->gnode_extra = (uv_node_id & ~((1 << uv_cpuid.gnode_shift) - 1)) >> 1;
1267 if (mn.m_val)
1268 hi->gnode_upper = (u64)hi->gnode_extra << mn.m_val;
1269
1270 if (uv_gp_table) {
1271 hi->global_mmr_base = uv_gp_table->mmr_base;
1272 hi->global_mmr_shift = uv_gp_table->mmr_shift;
1273 hi->global_gru_base = uv_gp_table->gru_base;
1274 hi->global_gru_shift = uv_gp_table->gru_shift;
1275 hi->gpa_shift = uv_gp_table->gpa_shift;
1276 hi->gpa_mask = (1UL << hi->gpa_shift) - 1;
1277 } else {
1278 hi->global_mmr_base =
1279 uv_read_local_mmr(UVH_RH_GAM_MMR_OVERLAY_CONFIG) &
1280 ~UV_MMR_ENABLE;
1281 hi->global_mmr_shift = _UV_GLOBAL_MMR64_PNODE_SHIFT;
1282 }
1283
1284 get_lowmem_redirect(&hi->lowmem_remap_base, &hi->lowmem_remap_top);
1285
1286 hi->apic_pnode_shift = uv_cpuid.socketid_shift;
1287
1288 /* Show system specific info: */
1289 pr_info("UV: N:%d M:%d m_shift:%d n_lshift:%d\n", hi->n_val, hi->m_val, hi->m_shift, hi->n_lshift);
1290 pr_info("UV: gpa_mask/shift:0x%lx/%d pnode_mask:0x%x apic_pns:%d\n", hi->gpa_mask, hi->gpa_shift, hi->pnode_mask, hi->apic_pnode_shift);
1291 pr_info("UV: mmr_base/shift:0x%lx/%ld\n", hi->global_mmr_base, hi->global_mmr_shift);
1292 if (hi->global_gru_base)
1293 pr_info("UV: gru_base/shift:0x%lx/%ld\n",
1294 hi->global_gru_base, hi->global_gru_shift);
1295
1296 pr_info("UV: gnode_upper:0x%lx gnode_extra:0x%x\n", hi->gnode_upper, hi->gnode_extra);
1297}
1298
1299static void __init decode_gam_params(unsigned long ptr)
1300{
1301 uv_gp_table = (struct uv_gam_parameters *)ptr;
1302
1303 pr_info("UV: GAM Params...\n");
1304 pr_info("UV: mmr_base/shift:0x%llx/%d gru_base/shift:0x%llx/%d gpa_shift:%d\n",
1305 uv_gp_table->mmr_base, uv_gp_table->mmr_shift,
1306 uv_gp_table->gru_base, uv_gp_table->gru_shift,
1307 uv_gp_table->gpa_shift);
1308}
1309
1310static void __init decode_gam_rng_tbl(unsigned long ptr)
1311{
1312 struct uv_gam_range_entry *gre = (struct uv_gam_range_entry *)ptr;
1313 unsigned long lgre = 0, gend = 0;
1314 int index = 0;
1315 int sock_min = INT_MAX, pnode_min = INT_MAX;
1316 int sock_max = -1, pnode_max = -1;
1317
1318 uv_gre_table = gre;
1319 for (; gre->type != UV_GAM_RANGE_TYPE_UNUSED; gre++) {
1320 unsigned long size = ((unsigned long)(gre->limit - lgre)
1321 << UV_GAM_RANGE_SHFT);
1322 int order = 0;
1323 char suffix[] = " KMGTPE";
1324 int flag = ' ';
1325
1326 while (size > 9999 && order < sizeof(suffix)) {
1327 size /= 1024;
1328 order++;
1329 }
1330
1331 /* adjust max block size to current range start */
1332 if (gre->type == 1 || gre->type == 2)
1333 if (adj_blksize(lgre))
1334 flag = '*';
1335
1336 if (!index) {
1337 pr_info("UV: GAM Range Table...\n");
1338 pr_info("UV: # %20s %14s %6s %4s %5s %3s %2s\n", "Range", "", "Size", "Type", "NASID", "SID", "PN");
1339 }
1340 pr_info("UV: %2d: 0x%014lx-0x%014lx%c %5lu%c %3d %04x %02x %02x\n",
1341 index++,
1342 (unsigned long)lgre << UV_GAM_RANGE_SHFT,
1343 (unsigned long)gre->limit << UV_GAM_RANGE_SHFT,
1344 flag, size, suffix[order],
1345 gre->type, gre->nasid, gre->sockid, gre->pnode);
1346
1347 if (gre->type == UV_GAM_RANGE_TYPE_HOLE)
1348 gend = (unsigned long)gre->limit << UV_GAM_RANGE_SHFT;
1349
1350 /* update to next range start */
1351 lgre = gre->limit;
1352 if (sock_min > gre->sockid)
1353 sock_min = gre->sockid;
1354 if (sock_max < gre->sockid)
1355 sock_max = gre->sockid;
1356 if (pnode_min > gre->pnode)
1357 pnode_min = gre->pnode;
1358 if (pnode_max < gre->pnode)
1359 pnode_max = gre->pnode;
1360 }
1361 _min_socket = sock_min;
1362 _max_socket = sock_max;
1363 _min_pnode = pnode_min;
1364 _max_pnode = pnode_max;
1365 _gr_table_len = index;
1366
1367 pr_info("UV: GRT: %d entries, sockets(min:%x,max:%x), pnodes(min:%x,max:%x), gap_end(%d)\n",
1368 index, _min_socket, _max_socket, _min_pnode, _max_pnode, fls64(gend));
1369}
1370
1371/* Walk through UVsystab decoding the fields */
1372static int __init decode_uv_systab(void)
1373{
1374 struct uv_systab *st;
1375 int i;
1376
1377 /* Get mapped UVsystab pointer */
1378 st = uv_systab;
1379
1380 /* If UVsystab is version 1, there is no extended UVsystab */
1381 if (st && st->revision == UV_SYSTAB_VERSION_1)
1382 return 0;
1383
1384 if ((!st) || (st->revision < UV_SYSTAB_VERSION_UV4_LATEST)) {
1385 int rev = st ? st->revision : 0;
1386
1387 pr_err("UV: BIOS UVsystab mismatch, (%x < %x)\n",
1388 rev, UV_SYSTAB_VERSION_UV4_LATEST);
1389 pr_err("UV: Does not support UV, switch to non-UV x86_64\n");
1390 uv_system_type = UV_NONE;
1391
1392 return -EINVAL;
1393 }
1394
1395 for (i = 0; st->entry[i].type != UV_SYSTAB_TYPE_UNUSED; i++) {
1396 unsigned long ptr = st->entry[i].offset;
1397
1398 if (!ptr)
1399 continue;
1400
1401 /* point to payload */
1402 ptr += (unsigned long)st;
1403
1404 switch (st->entry[i].type) {
1405 case UV_SYSTAB_TYPE_GAM_PARAMS:
1406 decode_gam_params(ptr);
1407 break;
1408
1409 case UV_SYSTAB_TYPE_GAM_RNG_TBL:
1410 decode_gam_rng_tbl(ptr);
1411 break;
1412
1413 case UV_SYSTAB_TYPE_ARCH_TYPE:
1414 /* already processed in early startup */
1415 break;
1416
1417 default:
1418 pr_err("UV:%s:Unrecognized UV_SYSTAB_TYPE:%d, skipped\n",
1419 __func__, st->entry[i].type);
1420 break;
1421 }
1422 }
1423 return 0;
1424}
1425
1426/*
1427 * Given a bitmask 'bits' representing presnt blades, numbered
1428 * starting at 'base', masking off unused high bits of blade number
1429 * with 'mask', update the minimum and maximum blade numbers that we
1430 * have found. (Masking with 'mask' necessary because of BIOS
1431 * treatment of system partitioning when creating this table we are
1432 * interpreting.)
1433 */
1434static inline void blade_update_min_max(unsigned long bits, int base, int mask, int *min, int *max)
1435{
1436 int first, last;
1437
1438 if (!bits)
1439 return;
1440 first = (base + __ffs(bits)) & mask;
1441 last = (base + __fls(bits)) & mask;
1442
1443 if (*min > first)
1444 *min = first;
1445 if (*max < last)
1446 *max = last;
1447}
1448
1449/* Set up physical blade translations from UVH_NODE_PRESENT_TABLE */
1450static __init void boot_init_possible_blades(struct uv_hub_info_s *hub_info)
1451{
1452 unsigned long np;
1453 int i, uv_pb = 0;
1454 int sock_min = INT_MAX, sock_max = -1, s_mask;
1455
1456 s_mask = (1 << uv_cpuid.n_skt) - 1;
1457
1458 if (UVH_NODE_PRESENT_TABLE) {
1459 pr_info("UV: NODE_PRESENT_DEPTH = %d\n",
1460 UVH_NODE_PRESENT_TABLE_DEPTH);
1461 for (i = 0; i < UVH_NODE_PRESENT_TABLE_DEPTH; i++) {
1462 np = uv_read_local_mmr(UVH_NODE_PRESENT_TABLE + i * 8);
1463 pr_info("UV: NODE_PRESENT(%d) = 0x%016lx\n", i, np);
1464 blade_update_min_max(np, i * 64, s_mask, &sock_min, &sock_max);
1465 }
1466 }
1467 if (UVH_NODE_PRESENT_0) {
1468 np = uv_read_local_mmr(UVH_NODE_PRESENT_0);
1469 pr_info("UV: NODE_PRESENT_0 = 0x%016lx\n", np);
1470 blade_update_min_max(np, 0, s_mask, &sock_min, &sock_max);
1471 }
1472 if (UVH_NODE_PRESENT_1) {
1473 np = uv_read_local_mmr(UVH_NODE_PRESENT_1);
1474 pr_info("UV: NODE_PRESENT_1 = 0x%016lx\n", np);
1475 blade_update_min_max(np, 64, s_mask, &sock_min, &sock_max);
1476 }
1477
1478 /* Only update if we actually found some bits indicating blades present */
1479 if (sock_max >= sock_min) {
1480 _min_socket = sock_min;
1481 _max_socket = sock_max;
1482 uv_pb = sock_max - sock_min + 1;
1483 }
1484 if (uv_possible_blades != uv_pb)
1485 uv_possible_blades = uv_pb;
1486
1487 pr_info("UV: number nodes/possible blades %d (%d - %d)\n",
1488 uv_pb, sock_min, sock_max);
1489}
1490
1491static int __init alloc_conv_table(int num_elem, unsigned short **table)
1492{
1493 int i;
1494 size_t bytes;
1495
1496 bytes = num_elem * sizeof(*table[0]);
1497 *table = kmalloc(bytes, GFP_KERNEL);
1498 if (WARN_ON_ONCE(!*table))
1499 return -ENOMEM;
1500 for (i = 0; i < num_elem; i++)
1501 ((unsigned short *)*table)[i] = SOCK_EMPTY;
1502 return 0;
1503}
1504
1505/* Remove conversion table if it's 1:1 */
1506#define FREE_1_TO_1_TABLE(tbl, min, max, max2) free_1_to_1_table(&tbl, #tbl, min, max, max2)
1507
1508static void __init free_1_to_1_table(unsigned short **tp, char *tname, int min, int max, int max2)
1509{
1510 int i;
1511 unsigned short *table = *tp;
1512
1513 if (table == NULL)
1514 return;
1515 if (max != max2)
1516 return;
1517 for (i = 0; i < max; i++) {
1518 if (i != table[i])
1519 return;
1520 }
1521 kfree(table);
1522 *tp = NULL;
1523 pr_info("UV: %s is 1:1, conversion table removed\n", tname);
1524}
1525
1526/*
1527 * Build Socket Tables
1528 * If the number of nodes is >1 per socket, socket to node table will
1529 * contain lowest node number on that socket.
1530 */
1531static void __init build_socket_tables(void)
1532{
1533 struct uv_gam_range_entry *gre = uv_gre_table;
1534 int nums, numn, nump;
1535 int i, lnid, apicid;
1536 int minsock = _min_socket;
1537 int maxsock = _max_socket;
1538 int minpnode = _min_pnode;
1539 int maxpnode = _max_pnode;
1540
1541 if (!gre) {
1542 if (is_uv2_hub() || is_uv3_hub()) {
1543 pr_info("UV: No UVsystab socket table, ignoring\n");
1544 return;
1545 }
1546 pr_err("UV: Error: UVsystab address translations not available!\n");
1547 WARN_ON_ONCE(!gre);
1548 return;
1549 }
1550
1551 numn = num_possible_nodes();
1552 nump = maxpnode - minpnode + 1;
1553 nums = maxsock - minsock + 1;
1554
1555 /* Allocate and clear tables */
1556 if ((alloc_conv_table(nump, &_pnode_to_socket) < 0)
1557 || (alloc_conv_table(nums, &_socket_to_pnode) < 0)
1558 || (alloc_conv_table(numn, &_node_to_socket) < 0)
1559 || (alloc_conv_table(nums, &_socket_to_node) < 0)) {
1560 kfree(_pnode_to_socket);
1561 kfree(_socket_to_pnode);
1562 kfree(_node_to_socket);
1563 return;
1564 }
1565
1566 /* Fill in pnode/node/addr conversion list values: */
1567 for (; gre->type != UV_GAM_RANGE_TYPE_UNUSED; gre++) {
1568 if (gre->type == UV_GAM_RANGE_TYPE_HOLE)
1569 continue;
1570 i = gre->sockid - minsock;
1571 if (_socket_to_pnode[i] == SOCK_EMPTY)
1572 _socket_to_pnode[i] = gre->pnode;
1573
1574 i = gre->pnode - minpnode;
1575 if (_pnode_to_socket[i] == SOCK_EMPTY)
1576 _pnode_to_socket[i] = gre->sockid;
1577
1578 pr_info("UV: sid:%02x type:%d nasid:%04x pn:%02x pn2s:%2x\n",
1579 gre->sockid, gre->type, gre->nasid,
1580 _socket_to_pnode[gre->sockid - minsock],
1581 _pnode_to_socket[gre->pnode - minpnode]);
1582 }
1583
1584 /* Set socket -> node values: */
1585 lnid = NUMA_NO_NODE;
1586 for (apicid = 0; apicid < ARRAY_SIZE(__apicid_to_node); apicid++) {
1587 int nid = __apicid_to_node[apicid];
1588 int sockid;
1589
1590 if ((nid == NUMA_NO_NODE) || (lnid == nid))
1591 continue;
1592 lnid = nid;
1593
1594 sockid = apicid >> uv_cpuid.socketid_shift;
1595
1596 if (_socket_to_node[sockid - minsock] == SOCK_EMPTY)
1597 _socket_to_node[sockid - minsock] = nid;
1598
1599 if (_node_to_socket[nid] == SOCK_EMPTY)
1600 _node_to_socket[nid] = sockid;
1601
1602 pr_info("UV: sid:%02x: apicid:%04x socket:%02d node:%03x s2n:%03x\n",
1603 sockid,
1604 apicid,
1605 _node_to_socket[nid],
1606 nid,
1607 _socket_to_node[sockid - minsock]);
1608 }
1609
1610 /*
1611 * If e.g. socket id == pnode for all pnodes,
1612 * system runs faster by removing corresponding conversion table.
1613 */
1614 FREE_1_TO_1_TABLE(_socket_to_node, _min_socket, nums, numn);
1615 FREE_1_TO_1_TABLE(_node_to_socket, _min_socket, nums, numn);
1616 FREE_1_TO_1_TABLE(_socket_to_pnode, _min_pnode, nums, nump);
1617 FREE_1_TO_1_TABLE(_pnode_to_socket, _min_pnode, nums, nump);
1618}
1619
1620/* Check which reboot to use */
1621static void check_efi_reboot(void)
1622{
1623 /* If EFI reboot not available, use ACPI reboot */
1624 if (!efi_enabled(EFI_BOOT))
1625 reboot_type = BOOT_ACPI;
1626}
1627
1628/*
1629 * User proc fs file handling now deprecated.
1630 * Recommend using /sys/firmware/sgi_uv/... instead.
1631 */
1632static int __maybe_unused proc_hubbed_show(struct seq_file *file, void *data)
1633{
1634 pr_notice_once("%s: using deprecated /proc/sgi_uv/hubbed, use /sys/firmware/sgi_uv/hub_type\n",
1635 current->comm);
1636 seq_printf(file, "0x%x\n", uv_hubbed_system);
1637 return 0;
1638}
1639
1640static int __maybe_unused proc_hubless_show(struct seq_file *file, void *data)
1641{
1642 pr_notice_once("%s: using deprecated /proc/sgi_uv/hubless, use /sys/firmware/sgi_uv/hubless\n",
1643 current->comm);
1644 seq_printf(file, "0x%x\n", uv_hubless_system);
1645 return 0;
1646}
1647
1648static int __maybe_unused proc_archtype_show(struct seq_file *file, void *data)
1649{
1650 pr_notice_once("%s: using deprecated /proc/sgi_uv/archtype, use /sys/firmware/sgi_uv/archtype\n",
1651 current->comm);
1652 seq_printf(file, "%s/%s\n", uv_archtype, oem_table_id);
1653 return 0;
1654}
1655
1656static __init void uv_setup_proc_files(int hubless)
1657{
1658 struct proc_dir_entry *pde;
1659
1660 pde = proc_mkdir(UV_PROC_NODE, NULL);
1661 proc_create_single("archtype", 0, pde, proc_archtype_show);
1662 if (hubless)
1663 proc_create_single("hubless", 0, pde, proc_hubless_show);
1664 else
1665 proc_create_single("hubbed", 0, pde, proc_hubbed_show);
1666}
1667
1668/* Initialize UV hubless systems */
1669static __init int uv_system_init_hubless(void)
1670{
1671 int rc;
1672
1673 /* Setup PCH NMI handler */
1674 uv_nmi_setup_hubless();
1675
1676 /* Init kernel/BIOS interface */
1677 rc = uv_bios_init();
1678 if (rc < 0)
1679 return rc;
1680
1681 /* Process UVsystab */
1682 rc = decode_uv_systab();
1683 if (rc < 0)
1684 return rc;
1685
1686 /* Set section block size for current node memory */
1687 set_block_size();
1688
1689 /* Create user access node */
1690 if (rc >= 0)
1691 uv_setup_proc_files(1);
1692
1693 check_efi_reboot();
1694
1695 return rc;
1696}
1697
1698static void __init uv_system_init_hub(void)
1699{
1700 struct uv_hub_info_s hub_info = {0};
1701 int bytes, cpu, nodeid, bid;
1702 unsigned short min_pnode = USHRT_MAX, max_pnode = 0;
1703 char *hub = is_uv5_hub() ? "UV500" :
1704 is_uv4_hub() ? "UV400" :
1705 is_uv3_hub() ? "UV300" :
1706 is_uv2_hub() ? "UV2000/3000" : NULL;
1707 struct uv_hub_info_s **uv_hub_info_list_blade;
1708
1709 if (!hub) {
1710 pr_err("UV: Unknown/unsupported UV hub\n");
1711 return;
1712 }
1713 pr_info("UV: Found %s hub\n", hub);
1714
1715 map_low_mmrs();
1716
1717 /* Get uv_systab for decoding, setup UV BIOS calls */
1718 uv_bios_init();
1719
1720 /* If there's an UVsystab problem then abort UV init: */
1721 if (decode_uv_systab() < 0) {
1722 pr_err("UV: Mangled UVsystab format\n");
1723 return;
1724 }
1725
1726 build_socket_tables();
1727 build_uv_gr_table();
1728 set_block_size();
1729 uv_init_hub_info(&hub_info);
1730 /* If UV2 or UV3 may need to get # blades from HW */
1731 if (is_uv(UV2|UV3) && !uv_gre_table)
1732 boot_init_possible_blades(&hub_info);
1733 else
1734 /* min/max sockets set in decode_gam_rng_tbl */
1735 uv_possible_blades = (_max_socket - _min_socket) + 1;
1736
1737 /* uv_num_possible_blades() is really the hub count: */
1738 pr_info("UV: Found %d hubs, %d nodes, %d CPUs\n", uv_num_possible_blades(), num_possible_nodes(), num_possible_cpus());
1739
1740 uv_bios_get_sn_info(0, &uv_type, &sn_partition_id, &sn_coherency_id, &sn_region_size, &system_serial_number);
1741 hub_info.coherency_domain_number = sn_coherency_id;
1742 uv_rtc_init();
1743
1744 /*
1745 * __uv_hub_info_list[] is indexed by node, but there is only
1746 * one hub_info structure per blade. First, allocate one
1747 * structure per blade. Further down we create a per-node
1748 * table (__uv_hub_info_list[]) pointing to hub_info
1749 * structures for the correct blade.
1750 */
1751
1752 bytes = sizeof(void *) * uv_num_possible_blades();
1753 uv_hub_info_list_blade = kzalloc(bytes, GFP_KERNEL);
1754 if (WARN_ON_ONCE(!uv_hub_info_list_blade))
1755 return;
1756
1757 bytes = sizeof(struct uv_hub_info_s);
1758 for_each_possible_blade(bid) {
1759 struct uv_hub_info_s *new_hub;
1760
1761 /* Allocate & fill new per hub info list */
1762 new_hub = (bid == 0) ? &uv_hub_info_node0
1763 : kzalloc_node(bytes, GFP_KERNEL, uv_blade_to_node(bid));
1764 if (WARN_ON_ONCE(!new_hub)) {
1765 /* do not kfree() bid 0, which is statically allocated */
1766 while (--bid > 0)
1767 kfree(uv_hub_info_list_blade[bid]);
1768 kfree(uv_hub_info_list_blade);
1769 return;
1770 }
1771
1772 uv_hub_info_list_blade[bid] = new_hub;
1773 *new_hub = hub_info;
1774
1775 /* Use information from GAM table if available: */
1776 if (uv_gre_table)
1777 new_hub->pnode = uv_blade_to_pnode(bid);
1778 else /* Or fill in during CPU loop: */
1779 new_hub->pnode = 0xffff;
1780
1781 new_hub->numa_blade_id = bid;
1782 new_hub->memory_nid = NUMA_NO_NODE;
1783 new_hub->nr_possible_cpus = 0;
1784 new_hub->nr_online_cpus = 0;
1785 }
1786
1787 /*
1788 * Now populate __uv_hub_info_list[] for each node with the
1789 * pointer to the struct for the blade it resides on.
1790 */
1791
1792 bytes = sizeof(void *) * num_possible_nodes();
1793 __uv_hub_info_list = kzalloc(bytes, GFP_KERNEL);
1794 if (WARN_ON_ONCE(!__uv_hub_info_list)) {
1795 for_each_possible_blade(bid)
1796 /* bid 0 is statically allocated */
1797 if (bid != 0)
1798 kfree(uv_hub_info_list_blade[bid]);
1799 kfree(uv_hub_info_list_blade);
1800 return;
1801 }
1802
1803 for_each_node(nodeid)
1804 __uv_hub_info_list[nodeid] = uv_hub_info_list_blade[uv_node_to_blade_id(nodeid)];
1805
1806 /* Initialize per CPU info: */
1807 for_each_possible_cpu(cpu) {
1808 int apicid = per_cpu(x86_cpu_to_apicid, cpu);
1809 unsigned short bid;
1810 unsigned short pnode;
1811
1812 pnode = uv_apicid_to_pnode(apicid);
1813 bid = uv_pnode_to_socket(pnode) - _min_socket;
1814
1815 uv_cpu_info_per(cpu)->p_uv_hub_info = uv_hub_info_list_blade[bid];
1816 uv_cpu_info_per(cpu)->blade_cpu_id = uv_cpu_hub_info(cpu)->nr_possible_cpus++;
1817 if (uv_cpu_hub_info(cpu)->memory_nid == NUMA_NO_NODE)
1818 uv_cpu_hub_info(cpu)->memory_nid = cpu_to_node(cpu);
1819
1820 if (uv_cpu_hub_info(cpu)->pnode == 0xffff)
1821 uv_cpu_hub_info(cpu)->pnode = pnode;
1822 }
1823
1824 for_each_possible_blade(bid) {
1825 unsigned short pnode = uv_hub_info_list_blade[bid]->pnode;
1826
1827 if (pnode == 0xffff)
1828 continue;
1829
1830 min_pnode = min(pnode, min_pnode);
1831 max_pnode = max(pnode, max_pnode);
1832 pr_info("UV: HUB:%2d pn:%02x nrcpus:%d\n",
1833 bid,
1834 uv_hub_info_list_blade[bid]->pnode,
1835 uv_hub_info_list_blade[bid]->nr_possible_cpus);
1836 }
1837
1838 pr_info("UV: min_pnode:%02x max_pnode:%02x\n", min_pnode, max_pnode);
1839 map_gru_high(max_pnode);
1840 map_mmr_high(max_pnode);
1841 map_mmioh_high(min_pnode, max_pnode);
1842
1843 kfree(uv_hub_info_list_blade);
1844 uv_hub_info_list_blade = NULL;
1845
1846 uv_nmi_setup();
1847 uv_cpu_init();
1848 uv_setup_proc_files(0);
1849
1850 /* Register Legacy VGA I/O redirection handler: */
1851 pci_register_set_vga_state(uv_set_vga_state);
1852
1853 check_efi_reboot();
1854}
1855
1856/*
1857 * There is a different code path needed to initialize a UV system that does
1858 * not have a "UV HUB" (referred to as "hubless").
1859 */
1860void __init uv_system_init(void)
1861{
1862 if (likely(!is_uv_system() && !is_uv_hubless(1)))
1863 return;
1864
1865 if (is_uv_system())
1866 uv_system_init_hub();
1867 else
1868 uv_system_init_hubless();
1869}
1870
1871apic_driver(apic_x2apic_uv_x);