Loading...
1/*
2 * Copyright 2016 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23#include <linux/firmware.h>
24#include <linux/slab.h>
25#include <linux/module.h>
26#include <drm/drmP.h>
27#include "amdgpu.h"
28#include "amdgpu_atombios.h"
29#include "amdgpu_ih.h"
30#include "amdgpu_uvd.h"
31#include "amdgpu_vce.h"
32#include "amdgpu_ucode.h"
33#include "amdgpu_psp.h"
34#include "atom.h"
35#include "amd_pcie.h"
36
37#include "uvd/uvd_7_0_offset.h"
38#include "gc/gc_9_0_offset.h"
39#include "gc/gc_9_0_sh_mask.h"
40#include "sdma0/sdma0_4_0_offset.h"
41#include "sdma1/sdma1_4_0_offset.h"
42#include "hdp/hdp_4_0_offset.h"
43#include "hdp/hdp_4_0_sh_mask.h"
44#include "mp/mp_9_0_offset.h"
45#include "mp/mp_9_0_sh_mask.h"
46#include "smuio/smuio_9_0_offset.h"
47#include "smuio/smuio_9_0_sh_mask.h"
48
49#include "soc15.h"
50#include "soc15_common.h"
51#include "gfx_v9_0.h"
52#include "gmc_v9_0.h"
53#include "gfxhub_v1_0.h"
54#include "mmhub_v1_0.h"
55#include "vega10_ih.h"
56#include "sdma_v4_0.h"
57#include "uvd_v7_0.h"
58#include "vce_v4_0.h"
59#include "vcn_v1_0.h"
60#include "dce_virtual.h"
61#include "mxgpu_ai.h"
62
63#define mmFabricConfigAccessControl 0x0410
64#define mmFabricConfigAccessControl_BASE_IDX 0
65#define mmFabricConfigAccessControl_DEFAULT 0x00000000
66//FabricConfigAccessControl
67#define FabricConfigAccessControl__CfgRegInstAccEn__SHIFT 0x0
68#define FabricConfigAccessControl__CfgRegInstAccRegLock__SHIFT 0x1
69#define FabricConfigAccessControl__CfgRegInstID__SHIFT 0x10
70#define FabricConfigAccessControl__CfgRegInstAccEn_MASK 0x00000001L
71#define FabricConfigAccessControl__CfgRegInstAccRegLock_MASK 0x00000002L
72#define FabricConfigAccessControl__CfgRegInstID_MASK 0x00FF0000L
73
74
75#define mmDF_PIE_AON0_DfGlobalClkGater 0x00fc
76#define mmDF_PIE_AON0_DfGlobalClkGater_BASE_IDX 0
77//DF_PIE_AON0_DfGlobalClkGater
78#define DF_PIE_AON0_DfGlobalClkGater__MGCGMode__SHIFT 0x0
79#define DF_PIE_AON0_DfGlobalClkGater__MGCGMode_MASK 0x0000000FL
80
81enum {
82 DF_MGCG_DISABLE = 0,
83 DF_MGCG_ENABLE_00_CYCLE_DELAY =1,
84 DF_MGCG_ENABLE_01_CYCLE_DELAY =2,
85 DF_MGCG_ENABLE_15_CYCLE_DELAY =13,
86 DF_MGCG_ENABLE_31_CYCLE_DELAY =14,
87 DF_MGCG_ENABLE_63_CYCLE_DELAY =15
88};
89
90#define mmMP0_MISC_CGTT_CTRL0 0x01b9
91#define mmMP0_MISC_CGTT_CTRL0_BASE_IDX 0
92#define mmMP0_MISC_LIGHT_SLEEP_CTRL 0x01ba
93#define mmMP0_MISC_LIGHT_SLEEP_CTRL_BASE_IDX 0
94
95/*
96 * Indirect registers accessor
97 */
98static u32 soc15_pcie_rreg(struct amdgpu_device *adev, u32 reg)
99{
100 unsigned long flags, address, data;
101 u32 r;
102 address = adev->nbio_funcs->get_pcie_index_offset(adev);
103 data = adev->nbio_funcs->get_pcie_data_offset(adev);
104
105 spin_lock_irqsave(&adev->pcie_idx_lock, flags);
106 WREG32(address, reg);
107 (void)RREG32(address);
108 r = RREG32(data);
109 spin_unlock_irqrestore(&adev->pcie_idx_lock, flags);
110 return r;
111}
112
113static void soc15_pcie_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
114{
115 unsigned long flags, address, data;
116
117 address = adev->nbio_funcs->get_pcie_index_offset(adev);
118 data = adev->nbio_funcs->get_pcie_data_offset(adev);
119
120 spin_lock_irqsave(&adev->pcie_idx_lock, flags);
121 WREG32(address, reg);
122 (void)RREG32(address);
123 WREG32(data, v);
124 (void)RREG32(data);
125 spin_unlock_irqrestore(&adev->pcie_idx_lock, flags);
126}
127
128static u32 soc15_uvd_ctx_rreg(struct amdgpu_device *adev, u32 reg)
129{
130 unsigned long flags, address, data;
131 u32 r;
132
133 address = SOC15_REG_OFFSET(UVD, 0, mmUVD_CTX_INDEX);
134 data = SOC15_REG_OFFSET(UVD, 0, mmUVD_CTX_DATA);
135
136 spin_lock_irqsave(&adev->uvd_ctx_idx_lock, flags);
137 WREG32(address, ((reg) & 0x1ff));
138 r = RREG32(data);
139 spin_unlock_irqrestore(&adev->uvd_ctx_idx_lock, flags);
140 return r;
141}
142
143static void soc15_uvd_ctx_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
144{
145 unsigned long flags, address, data;
146
147 address = SOC15_REG_OFFSET(UVD, 0, mmUVD_CTX_INDEX);
148 data = SOC15_REG_OFFSET(UVD, 0, mmUVD_CTX_DATA);
149
150 spin_lock_irqsave(&adev->uvd_ctx_idx_lock, flags);
151 WREG32(address, ((reg) & 0x1ff));
152 WREG32(data, (v));
153 spin_unlock_irqrestore(&adev->uvd_ctx_idx_lock, flags);
154}
155
156static u32 soc15_didt_rreg(struct amdgpu_device *adev, u32 reg)
157{
158 unsigned long flags, address, data;
159 u32 r;
160
161 address = SOC15_REG_OFFSET(GC, 0, mmDIDT_IND_INDEX);
162 data = SOC15_REG_OFFSET(GC, 0, mmDIDT_IND_DATA);
163
164 spin_lock_irqsave(&adev->didt_idx_lock, flags);
165 WREG32(address, (reg));
166 r = RREG32(data);
167 spin_unlock_irqrestore(&adev->didt_idx_lock, flags);
168 return r;
169}
170
171static void soc15_didt_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
172{
173 unsigned long flags, address, data;
174
175 address = SOC15_REG_OFFSET(GC, 0, mmDIDT_IND_INDEX);
176 data = SOC15_REG_OFFSET(GC, 0, mmDIDT_IND_DATA);
177
178 spin_lock_irqsave(&adev->didt_idx_lock, flags);
179 WREG32(address, (reg));
180 WREG32(data, (v));
181 spin_unlock_irqrestore(&adev->didt_idx_lock, flags);
182}
183
184static u32 soc15_gc_cac_rreg(struct amdgpu_device *adev, u32 reg)
185{
186 unsigned long flags;
187 u32 r;
188
189 spin_lock_irqsave(&adev->gc_cac_idx_lock, flags);
190 WREG32_SOC15(GC, 0, mmGC_CAC_IND_INDEX, (reg));
191 r = RREG32_SOC15(GC, 0, mmGC_CAC_IND_DATA);
192 spin_unlock_irqrestore(&adev->gc_cac_idx_lock, flags);
193 return r;
194}
195
196static void soc15_gc_cac_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
197{
198 unsigned long flags;
199
200 spin_lock_irqsave(&adev->gc_cac_idx_lock, flags);
201 WREG32_SOC15(GC, 0, mmGC_CAC_IND_INDEX, (reg));
202 WREG32_SOC15(GC, 0, mmGC_CAC_IND_DATA, (v));
203 spin_unlock_irqrestore(&adev->gc_cac_idx_lock, flags);
204}
205
206static u32 soc15_se_cac_rreg(struct amdgpu_device *adev, u32 reg)
207{
208 unsigned long flags;
209 u32 r;
210
211 spin_lock_irqsave(&adev->se_cac_idx_lock, flags);
212 WREG32_SOC15(GC, 0, mmSE_CAC_IND_INDEX, (reg));
213 r = RREG32_SOC15(GC, 0, mmSE_CAC_IND_DATA);
214 spin_unlock_irqrestore(&adev->se_cac_idx_lock, flags);
215 return r;
216}
217
218static void soc15_se_cac_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
219{
220 unsigned long flags;
221
222 spin_lock_irqsave(&adev->se_cac_idx_lock, flags);
223 WREG32_SOC15(GC, 0, mmSE_CAC_IND_INDEX, (reg));
224 WREG32_SOC15(GC, 0, mmSE_CAC_IND_DATA, (v));
225 spin_unlock_irqrestore(&adev->se_cac_idx_lock, flags);
226}
227
228static u32 soc15_get_config_memsize(struct amdgpu_device *adev)
229{
230 return adev->nbio_funcs->get_memsize(adev);
231}
232
233static u32 soc15_get_xclk(struct amdgpu_device *adev)
234{
235 return adev->clock.spll.reference_freq;
236}
237
238
239void soc15_grbm_select(struct amdgpu_device *adev,
240 u32 me, u32 pipe, u32 queue, u32 vmid)
241{
242 u32 grbm_gfx_cntl = 0;
243 grbm_gfx_cntl = REG_SET_FIELD(grbm_gfx_cntl, GRBM_GFX_CNTL, PIPEID, pipe);
244 grbm_gfx_cntl = REG_SET_FIELD(grbm_gfx_cntl, GRBM_GFX_CNTL, MEID, me);
245 grbm_gfx_cntl = REG_SET_FIELD(grbm_gfx_cntl, GRBM_GFX_CNTL, VMID, vmid);
246 grbm_gfx_cntl = REG_SET_FIELD(grbm_gfx_cntl, GRBM_GFX_CNTL, QUEUEID, queue);
247
248 WREG32(SOC15_REG_OFFSET(GC, 0, mmGRBM_GFX_CNTL), grbm_gfx_cntl);
249}
250
251static void soc15_vga_set_state(struct amdgpu_device *adev, bool state)
252{
253 /* todo */
254}
255
256static bool soc15_read_disabled_bios(struct amdgpu_device *adev)
257{
258 /* todo */
259 return false;
260}
261
262static bool soc15_read_bios_from_rom(struct amdgpu_device *adev,
263 u8 *bios, u32 length_bytes)
264{
265 u32 *dw_ptr;
266 u32 i, length_dw;
267
268 if (bios == NULL)
269 return false;
270 if (length_bytes == 0)
271 return false;
272 /* APU vbios image is part of sbios image */
273 if (adev->flags & AMD_IS_APU)
274 return false;
275
276 dw_ptr = (u32 *)bios;
277 length_dw = ALIGN(length_bytes, 4) / 4;
278
279 /* set rom index to 0 */
280 WREG32(SOC15_REG_OFFSET(SMUIO, 0, mmROM_INDEX), 0);
281 /* read out the rom data */
282 for (i = 0; i < length_dw; i++)
283 dw_ptr[i] = RREG32(SOC15_REG_OFFSET(SMUIO, 0, mmROM_DATA));
284
285 return true;
286}
287
288struct soc15_allowed_register_entry {
289 uint32_t hwip;
290 uint32_t inst;
291 uint32_t seg;
292 uint32_t reg_offset;
293 bool grbm_indexed;
294};
295
296
297static struct soc15_allowed_register_entry soc15_allowed_read_registers[] = {
298 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS)},
299 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS2)},
300 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS_SE0)},
301 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS_SE1)},
302 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS_SE2)},
303 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS_SE3)},
304 { SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_STATUS_REG)},
305 { SOC15_REG_ENTRY(SDMA1, 0, mmSDMA1_STATUS_REG)},
306 { SOC15_REG_ENTRY(GC, 0, mmCP_STAT)},
307 { SOC15_REG_ENTRY(GC, 0, mmCP_STALLED_STAT1)},
308 { SOC15_REG_ENTRY(GC, 0, mmCP_STALLED_STAT2)},
309 { SOC15_REG_ENTRY(GC, 0, mmCP_STALLED_STAT3)},
310 { SOC15_REG_ENTRY(GC, 0, mmCP_CPF_BUSY_STAT)},
311 { SOC15_REG_ENTRY(GC, 0, mmCP_CPF_STALLED_STAT1)},
312 { SOC15_REG_ENTRY(GC, 0, mmCP_CPF_STATUS)},
313 { SOC15_REG_ENTRY(GC, 0, mmCP_CPC_STALLED_STAT1)},
314 { SOC15_REG_ENTRY(GC, 0, mmCP_CPC_STATUS)},
315 { SOC15_REG_ENTRY(GC, 0, mmGB_ADDR_CONFIG)},
316};
317
318static uint32_t soc15_read_indexed_register(struct amdgpu_device *adev, u32 se_num,
319 u32 sh_num, u32 reg_offset)
320{
321 uint32_t val;
322
323 mutex_lock(&adev->grbm_idx_mutex);
324 if (se_num != 0xffffffff || sh_num != 0xffffffff)
325 amdgpu_gfx_select_se_sh(adev, se_num, sh_num, 0xffffffff);
326
327 val = RREG32(reg_offset);
328
329 if (se_num != 0xffffffff || sh_num != 0xffffffff)
330 amdgpu_gfx_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff);
331 mutex_unlock(&adev->grbm_idx_mutex);
332 return val;
333}
334
335static uint32_t soc15_get_register_value(struct amdgpu_device *adev,
336 bool indexed, u32 se_num,
337 u32 sh_num, u32 reg_offset)
338{
339 if (indexed) {
340 return soc15_read_indexed_register(adev, se_num, sh_num, reg_offset);
341 } else {
342 if (reg_offset == SOC15_REG_OFFSET(GC, 0, mmGB_ADDR_CONFIG))
343 return adev->gfx.config.gb_addr_config;
344 return RREG32(reg_offset);
345 }
346}
347
348static int soc15_read_register(struct amdgpu_device *adev, u32 se_num,
349 u32 sh_num, u32 reg_offset, u32 *value)
350{
351 uint32_t i;
352 struct soc15_allowed_register_entry *en;
353
354 *value = 0;
355 for (i = 0; i < ARRAY_SIZE(soc15_allowed_read_registers); i++) {
356 en = &soc15_allowed_read_registers[i];
357 if (reg_offset != (adev->reg_offset[en->hwip][en->inst][en->seg]
358 + en->reg_offset))
359 continue;
360
361 *value = soc15_get_register_value(adev,
362 soc15_allowed_read_registers[i].grbm_indexed,
363 se_num, sh_num, reg_offset);
364 return 0;
365 }
366 return -EINVAL;
367}
368
369
370/**
371 * soc15_program_register_sequence - program an array of registers.
372 *
373 * @adev: amdgpu_device pointer
374 * @regs: pointer to the register array
375 * @array_size: size of the register array
376 *
377 * Programs an array or registers with and and or masks.
378 * This is a helper for setting golden registers.
379 */
380
381void soc15_program_register_sequence(struct amdgpu_device *adev,
382 const struct soc15_reg_golden *regs,
383 const u32 array_size)
384{
385 const struct soc15_reg_golden *entry;
386 u32 tmp, reg;
387 int i;
388
389 for (i = 0; i < array_size; ++i) {
390 entry = ®s[i];
391 reg = adev->reg_offset[entry->hwip][entry->instance][entry->segment] + entry->reg;
392
393 if (entry->and_mask == 0xffffffff) {
394 tmp = entry->or_mask;
395 } else {
396 tmp = RREG32(reg);
397 tmp &= ~(entry->and_mask);
398 tmp |= entry->or_mask;
399 }
400 WREG32(reg, tmp);
401 }
402
403}
404
405
406static int soc15_asic_reset(struct amdgpu_device *adev)
407{
408 u32 i;
409
410 amdgpu_atombios_scratch_regs_engine_hung(adev, true);
411
412 dev_info(adev->dev, "GPU reset\n");
413
414 /* disable BM */
415 pci_clear_master(adev->pdev);
416
417 pci_save_state(adev->pdev);
418
419 psp_gpu_reset(adev);
420
421 pci_restore_state(adev->pdev);
422
423 /* wait for asic to come out of reset */
424 for (i = 0; i < adev->usec_timeout; i++) {
425 u32 memsize = adev->nbio_funcs->get_memsize(adev);
426
427 if (memsize != 0xffffffff)
428 break;
429 udelay(1);
430 }
431
432 amdgpu_atombios_scratch_regs_engine_hung(adev, false);
433
434 return 0;
435}
436
437/*static int soc15_set_uvd_clock(struct amdgpu_device *adev, u32 clock,
438 u32 cntl_reg, u32 status_reg)
439{
440 return 0;
441}*/
442
443static int soc15_set_uvd_clocks(struct amdgpu_device *adev, u32 vclk, u32 dclk)
444{
445 /*int r;
446
447 r = soc15_set_uvd_clock(adev, vclk, ixCG_VCLK_CNTL, ixCG_VCLK_STATUS);
448 if (r)
449 return r;
450
451 r = soc15_set_uvd_clock(adev, dclk, ixCG_DCLK_CNTL, ixCG_DCLK_STATUS);
452 */
453 return 0;
454}
455
456static int soc15_set_vce_clocks(struct amdgpu_device *adev, u32 evclk, u32 ecclk)
457{
458 /* todo */
459
460 return 0;
461}
462
463static void soc15_pcie_gen3_enable(struct amdgpu_device *adev)
464{
465 if (pci_is_root_bus(adev->pdev->bus))
466 return;
467
468 if (amdgpu_pcie_gen2 == 0)
469 return;
470
471 if (adev->flags & AMD_IS_APU)
472 return;
473
474 if (!(adev->pm.pcie_gen_mask & (CAIL_PCIE_LINK_SPEED_SUPPORT_GEN2 |
475 CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3)))
476 return;
477
478 /* todo */
479}
480
481static void soc15_program_aspm(struct amdgpu_device *adev)
482{
483
484 if (amdgpu_aspm == 0)
485 return;
486
487 /* todo */
488}
489
490static void soc15_enable_doorbell_aperture(struct amdgpu_device *adev,
491 bool enable)
492{
493 adev->nbio_funcs->enable_doorbell_aperture(adev, enable);
494 adev->nbio_funcs->enable_doorbell_selfring_aperture(adev, enable);
495}
496
497static const struct amdgpu_ip_block_version vega10_common_ip_block =
498{
499 .type = AMD_IP_BLOCK_TYPE_COMMON,
500 .major = 2,
501 .minor = 0,
502 .rev = 0,
503 .funcs = &soc15_common_ip_funcs,
504};
505
506int soc15_set_ip_blocks(struct amdgpu_device *adev)
507{
508 /* Set IP register base before any HW register access */
509 switch (adev->asic_type) {
510 case CHIP_VEGA10:
511 case CHIP_VEGA12:
512 case CHIP_RAVEN:
513 vega10_reg_base_init(adev);
514 break;
515 default:
516 return -EINVAL;
517 }
518
519 if (adev->flags & AMD_IS_APU)
520 adev->nbio_funcs = &nbio_v7_0_funcs;
521 else
522 adev->nbio_funcs = &nbio_v6_1_funcs;
523
524 adev->nbio_funcs->detect_hw_virt(adev);
525
526 if (amdgpu_sriov_vf(adev))
527 adev->virt.ops = &xgpu_ai_virt_ops;
528
529 switch (adev->asic_type) {
530 case CHIP_VEGA10:
531 case CHIP_VEGA12:
532 amdgpu_device_ip_block_add(adev, &vega10_common_ip_block);
533 amdgpu_device_ip_block_add(adev, &gmc_v9_0_ip_block);
534 amdgpu_device_ip_block_add(adev, &vega10_ih_ip_block);
535 amdgpu_device_ip_block_add(adev, &psp_v3_1_ip_block);
536 if (!amdgpu_sriov_vf(adev))
537 amdgpu_device_ip_block_add(adev, &pp_smu_ip_block);
538 if (adev->enable_virtual_display || amdgpu_sriov_vf(adev))
539 amdgpu_device_ip_block_add(adev, &dce_virtual_ip_block);
540#if defined(CONFIG_DRM_AMD_DC)
541 else if (amdgpu_device_has_dc_support(adev))
542 amdgpu_device_ip_block_add(adev, &dm_ip_block);
543#else
544# warning "Enable CONFIG_DRM_AMD_DC for display support on SOC15."
545#endif
546 amdgpu_device_ip_block_add(adev, &gfx_v9_0_ip_block);
547 amdgpu_device_ip_block_add(adev, &sdma_v4_0_ip_block);
548 amdgpu_device_ip_block_add(adev, &uvd_v7_0_ip_block);
549 amdgpu_device_ip_block_add(adev, &vce_v4_0_ip_block);
550 break;
551 case CHIP_RAVEN:
552 amdgpu_device_ip_block_add(adev, &vega10_common_ip_block);
553 amdgpu_device_ip_block_add(adev, &gmc_v9_0_ip_block);
554 amdgpu_device_ip_block_add(adev, &vega10_ih_ip_block);
555 amdgpu_device_ip_block_add(adev, &psp_v10_0_ip_block);
556 amdgpu_device_ip_block_add(adev, &pp_smu_ip_block);
557 if (adev->enable_virtual_display || amdgpu_sriov_vf(adev))
558 amdgpu_device_ip_block_add(adev, &dce_virtual_ip_block);
559#if defined(CONFIG_DRM_AMD_DC)
560 else if (amdgpu_device_has_dc_support(adev))
561 amdgpu_device_ip_block_add(adev, &dm_ip_block);
562#else
563# warning "Enable CONFIG_DRM_AMD_DC for display support on SOC15."
564#endif
565 amdgpu_device_ip_block_add(adev, &gfx_v9_0_ip_block);
566 amdgpu_device_ip_block_add(adev, &sdma_v4_0_ip_block);
567 amdgpu_device_ip_block_add(adev, &vcn_v1_0_ip_block);
568 break;
569 default:
570 return -EINVAL;
571 }
572
573 return 0;
574}
575
576static uint32_t soc15_get_rev_id(struct amdgpu_device *adev)
577{
578 return adev->nbio_funcs->get_rev_id(adev);
579}
580
581static void soc15_flush_hdp(struct amdgpu_device *adev, struct amdgpu_ring *ring)
582{
583 adev->nbio_funcs->hdp_flush(adev, ring);
584}
585
586static void soc15_invalidate_hdp(struct amdgpu_device *adev,
587 struct amdgpu_ring *ring)
588{
589 if (!ring || !ring->funcs->emit_wreg)
590 WREG32_SOC15_NO_KIQ(NBIO, 0, mmHDP_READ_CACHE_INVALIDATE, 1);
591 else
592 amdgpu_ring_emit_wreg(ring, SOC15_REG_OFFSET(
593 HDP, 0, mmHDP_READ_CACHE_INVALIDATE), 1);
594}
595
596static const struct amdgpu_asic_funcs soc15_asic_funcs =
597{
598 .read_disabled_bios = &soc15_read_disabled_bios,
599 .read_bios_from_rom = &soc15_read_bios_from_rom,
600 .read_register = &soc15_read_register,
601 .reset = &soc15_asic_reset,
602 .set_vga_state = &soc15_vga_set_state,
603 .get_xclk = &soc15_get_xclk,
604 .set_uvd_clocks = &soc15_set_uvd_clocks,
605 .set_vce_clocks = &soc15_set_vce_clocks,
606 .get_config_memsize = &soc15_get_config_memsize,
607 .flush_hdp = &soc15_flush_hdp,
608 .invalidate_hdp = &soc15_invalidate_hdp,
609};
610
611static int soc15_common_early_init(void *handle)
612{
613 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
614
615 adev->smc_rreg = NULL;
616 adev->smc_wreg = NULL;
617 adev->pcie_rreg = &soc15_pcie_rreg;
618 adev->pcie_wreg = &soc15_pcie_wreg;
619 adev->uvd_ctx_rreg = &soc15_uvd_ctx_rreg;
620 adev->uvd_ctx_wreg = &soc15_uvd_ctx_wreg;
621 adev->didt_rreg = &soc15_didt_rreg;
622 adev->didt_wreg = &soc15_didt_wreg;
623 adev->gc_cac_rreg = &soc15_gc_cac_rreg;
624 adev->gc_cac_wreg = &soc15_gc_cac_wreg;
625 adev->se_cac_rreg = &soc15_se_cac_rreg;
626 adev->se_cac_wreg = &soc15_se_cac_wreg;
627
628 adev->asic_funcs = &soc15_asic_funcs;
629
630 adev->rev_id = soc15_get_rev_id(adev);
631 adev->external_rev_id = 0xFF;
632 switch (adev->asic_type) {
633 case CHIP_VEGA10:
634 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
635 AMD_CG_SUPPORT_GFX_MGLS |
636 AMD_CG_SUPPORT_GFX_RLC_LS |
637 AMD_CG_SUPPORT_GFX_CP_LS |
638 AMD_CG_SUPPORT_GFX_3D_CGCG |
639 AMD_CG_SUPPORT_GFX_3D_CGLS |
640 AMD_CG_SUPPORT_GFX_CGCG |
641 AMD_CG_SUPPORT_GFX_CGLS |
642 AMD_CG_SUPPORT_BIF_MGCG |
643 AMD_CG_SUPPORT_BIF_LS |
644 AMD_CG_SUPPORT_HDP_LS |
645 AMD_CG_SUPPORT_DRM_MGCG |
646 AMD_CG_SUPPORT_DRM_LS |
647 AMD_CG_SUPPORT_ROM_MGCG |
648 AMD_CG_SUPPORT_DF_MGCG |
649 AMD_CG_SUPPORT_SDMA_MGCG |
650 AMD_CG_SUPPORT_SDMA_LS |
651 AMD_CG_SUPPORT_MC_MGCG |
652 AMD_CG_SUPPORT_MC_LS;
653 adev->pg_flags = 0;
654 adev->external_rev_id = 0x1;
655 break;
656 case CHIP_VEGA12:
657 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
658 AMD_CG_SUPPORT_GFX_MGLS |
659 AMD_CG_SUPPORT_GFX_CGCG |
660 AMD_CG_SUPPORT_GFX_CGLS |
661 AMD_CG_SUPPORT_GFX_3D_CGCG |
662 AMD_CG_SUPPORT_GFX_3D_CGLS |
663 AMD_CG_SUPPORT_GFX_CP_LS |
664 AMD_CG_SUPPORT_MC_LS |
665 AMD_CG_SUPPORT_MC_MGCG |
666 AMD_CG_SUPPORT_SDMA_MGCG |
667 AMD_CG_SUPPORT_SDMA_LS |
668 AMD_CG_SUPPORT_BIF_MGCG |
669 AMD_CG_SUPPORT_BIF_LS |
670 AMD_CG_SUPPORT_HDP_MGCG |
671 AMD_CG_SUPPORT_HDP_LS |
672 AMD_CG_SUPPORT_ROM_MGCG |
673 AMD_CG_SUPPORT_VCE_MGCG |
674 AMD_CG_SUPPORT_UVD_MGCG;
675 adev->pg_flags = 0;
676 adev->external_rev_id = adev->rev_id + 0x14;
677 break;
678 case CHIP_RAVEN:
679 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
680 AMD_CG_SUPPORT_GFX_MGLS |
681 AMD_CG_SUPPORT_GFX_RLC_LS |
682 AMD_CG_SUPPORT_GFX_CP_LS |
683 AMD_CG_SUPPORT_GFX_3D_CGCG |
684 AMD_CG_SUPPORT_GFX_3D_CGLS |
685 AMD_CG_SUPPORT_GFX_CGCG |
686 AMD_CG_SUPPORT_GFX_CGLS |
687 AMD_CG_SUPPORT_BIF_MGCG |
688 AMD_CG_SUPPORT_BIF_LS |
689 AMD_CG_SUPPORT_HDP_MGCG |
690 AMD_CG_SUPPORT_HDP_LS |
691 AMD_CG_SUPPORT_DRM_MGCG |
692 AMD_CG_SUPPORT_DRM_LS |
693 AMD_CG_SUPPORT_ROM_MGCG |
694 AMD_CG_SUPPORT_MC_MGCG |
695 AMD_CG_SUPPORT_MC_LS |
696 AMD_CG_SUPPORT_SDMA_MGCG |
697 AMD_CG_SUPPORT_SDMA_LS;
698 adev->pg_flags = AMD_PG_SUPPORT_SDMA;
699
700 adev->external_rev_id = 0x1;
701 break;
702 default:
703 /* FIXME: not supported yet */
704 return -EINVAL;
705 }
706
707 if (amdgpu_sriov_vf(adev)) {
708 amdgpu_virt_init_setting(adev);
709 xgpu_ai_mailbox_set_irq_funcs(adev);
710 }
711
712 return 0;
713}
714
715static int soc15_common_late_init(void *handle)
716{
717 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
718
719 if (amdgpu_sriov_vf(adev))
720 xgpu_ai_mailbox_get_irq(adev);
721
722 return 0;
723}
724
725static int soc15_common_sw_init(void *handle)
726{
727 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
728
729 if (amdgpu_sriov_vf(adev))
730 xgpu_ai_mailbox_add_irq_id(adev);
731
732 return 0;
733}
734
735static int soc15_common_sw_fini(void *handle)
736{
737 return 0;
738}
739
740static int soc15_common_hw_init(void *handle)
741{
742 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
743
744 /* enable pcie gen2/3 link */
745 soc15_pcie_gen3_enable(adev);
746 /* enable aspm */
747 soc15_program_aspm(adev);
748 /* setup nbio registers */
749 adev->nbio_funcs->init_registers(adev);
750 /* enable the doorbell aperture */
751 soc15_enable_doorbell_aperture(adev, true);
752
753 return 0;
754}
755
756static int soc15_common_hw_fini(void *handle)
757{
758 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
759
760 /* disable the doorbell aperture */
761 soc15_enable_doorbell_aperture(adev, false);
762 if (amdgpu_sriov_vf(adev))
763 xgpu_ai_mailbox_put_irq(adev);
764
765 return 0;
766}
767
768static int soc15_common_suspend(void *handle)
769{
770 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
771
772 return soc15_common_hw_fini(adev);
773}
774
775static int soc15_common_resume(void *handle)
776{
777 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
778
779 return soc15_common_hw_init(adev);
780}
781
782static bool soc15_common_is_idle(void *handle)
783{
784 return true;
785}
786
787static int soc15_common_wait_for_idle(void *handle)
788{
789 return 0;
790}
791
792static int soc15_common_soft_reset(void *handle)
793{
794 return 0;
795}
796
797static void soc15_update_hdp_light_sleep(struct amdgpu_device *adev, bool enable)
798{
799 uint32_t def, data;
800
801 def = data = RREG32(SOC15_REG_OFFSET(HDP, 0, mmHDP_MEM_POWER_LS));
802
803 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_HDP_LS))
804 data |= HDP_MEM_POWER_LS__LS_ENABLE_MASK;
805 else
806 data &= ~HDP_MEM_POWER_LS__LS_ENABLE_MASK;
807
808 if (def != data)
809 WREG32(SOC15_REG_OFFSET(HDP, 0, mmHDP_MEM_POWER_LS), data);
810}
811
812static void soc15_update_drm_clock_gating(struct amdgpu_device *adev, bool enable)
813{
814 uint32_t def, data;
815
816 def = data = RREG32(SOC15_REG_OFFSET(MP0, 0, mmMP0_MISC_CGTT_CTRL0));
817
818 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_DRM_MGCG))
819 data &= ~(0x01000000 |
820 0x02000000 |
821 0x04000000 |
822 0x08000000 |
823 0x10000000 |
824 0x20000000 |
825 0x40000000 |
826 0x80000000);
827 else
828 data |= (0x01000000 |
829 0x02000000 |
830 0x04000000 |
831 0x08000000 |
832 0x10000000 |
833 0x20000000 |
834 0x40000000 |
835 0x80000000);
836
837 if (def != data)
838 WREG32(SOC15_REG_OFFSET(MP0, 0, mmMP0_MISC_CGTT_CTRL0), data);
839}
840
841static void soc15_update_drm_light_sleep(struct amdgpu_device *adev, bool enable)
842{
843 uint32_t def, data;
844
845 def = data = RREG32(SOC15_REG_OFFSET(MP0, 0, mmMP0_MISC_LIGHT_SLEEP_CTRL));
846
847 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_DRM_LS))
848 data |= 1;
849 else
850 data &= ~1;
851
852 if (def != data)
853 WREG32(SOC15_REG_OFFSET(MP0, 0, mmMP0_MISC_LIGHT_SLEEP_CTRL), data);
854}
855
856static void soc15_update_rom_medium_grain_clock_gating(struct amdgpu_device *adev,
857 bool enable)
858{
859 uint32_t def, data;
860
861 def = data = RREG32(SOC15_REG_OFFSET(SMUIO, 0, mmCGTT_ROM_CLK_CTRL0));
862
863 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_ROM_MGCG))
864 data &= ~(CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK |
865 CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1_MASK);
866 else
867 data |= CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK |
868 CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE1_MASK;
869
870 if (def != data)
871 WREG32(SOC15_REG_OFFSET(SMUIO, 0, mmCGTT_ROM_CLK_CTRL0), data);
872}
873
874static void soc15_update_df_medium_grain_clock_gating(struct amdgpu_device *adev,
875 bool enable)
876{
877 uint32_t data;
878
879 /* Put DF on broadcast mode */
880 data = RREG32(SOC15_REG_OFFSET(DF, 0, mmFabricConfigAccessControl));
881 data &= ~FabricConfigAccessControl__CfgRegInstAccEn_MASK;
882 WREG32(SOC15_REG_OFFSET(DF, 0, mmFabricConfigAccessControl), data);
883
884 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_DF_MGCG)) {
885 data = RREG32(SOC15_REG_OFFSET(DF, 0, mmDF_PIE_AON0_DfGlobalClkGater));
886 data &= ~DF_PIE_AON0_DfGlobalClkGater__MGCGMode_MASK;
887 data |= DF_MGCG_ENABLE_15_CYCLE_DELAY;
888 WREG32(SOC15_REG_OFFSET(DF, 0, mmDF_PIE_AON0_DfGlobalClkGater), data);
889 } else {
890 data = RREG32(SOC15_REG_OFFSET(DF, 0, mmDF_PIE_AON0_DfGlobalClkGater));
891 data &= ~DF_PIE_AON0_DfGlobalClkGater__MGCGMode_MASK;
892 data |= DF_MGCG_DISABLE;
893 WREG32(SOC15_REG_OFFSET(DF, 0, mmDF_PIE_AON0_DfGlobalClkGater), data);
894 }
895
896 WREG32(SOC15_REG_OFFSET(DF, 0, mmFabricConfigAccessControl),
897 mmFabricConfigAccessControl_DEFAULT);
898}
899
900static int soc15_common_set_clockgating_state(void *handle,
901 enum amd_clockgating_state state)
902{
903 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
904
905 if (amdgpu_sriov_vf(adev))
906 return 0;
907
908 switch (adev->asic_type) {
909 case CHIP_VEGA10:
910 case CHIP_VEGA12:
911 adev->nbio_funcs->update_medium_grain_clock_gating(adev,
912 state == AMD_CG_STATE_GATE ? true : false);
913 adev->nbio_funcs->update_medium_grain_light_sleep(adev,
914 state == AMD_CG_STATE_GATE ? true : false);
915 soc15_update_hdp_light_sleep(adev,
916 state == AMD_CG_STATE_GATE ? true : false);
917 soc15_update_drm_clock_gating(adev,
918 state == AMD_CG_STATE_GATE ? true : false);
919 soc15_update_drm_light_sleep(adev,
920 state == AMD_CG_STATE_GATE ? true : false);
921 soc15_update_rom_medium_grain_clock_gating(adev,
922 state == AMD_CG_STATE_GATE ? true : false);
923 soc15_update_df_medium_grain_clock_gating(adev,
924 state == AMD_CG_STATE_GATE ? true : false);
925 break;
926 case CHIP_RAVEN:
927 adev->nbio_funcs->update_medium_grain_clock_gating(adev,
928 state == AMD_CG_STATE_GATE ? true : false);
929 adev->nbio_funcs->update_medium_grain_light_sleep(adev,
930 state == AMD_CG_STATE_GATE ? true : false);
931 soc15_update_hdp_light_sleep(adev,
932 state == AMD_CG_STATE_GATE ? true : false);
933 soc15_update_drm_clock_gating(adev,
934 state == AMD_CG_STATE_GATE ? true : false);
935 soc15_update_drm_light_sleep(adev,
936 state == AMD_CG_STATE_GATE ? true : false);
937 soc15_update_rom_medium_grain_clock_gating(adev,
938 state == AMD_CG_STATE_GATE ? true : false);
939 break;
940 default:
941 break;
942 }
943 return 0;
944}
945
946static void soc15_common_get_clockgating_state(void *handle, u32 *flags)
947{
948 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
949 int data;
950
951 if (amdgpu_sriov_vf(adev))
952 *flags = 0;
953
954 adev->nbio_funcs->get_clockgating_state(adev, flags);
955
956 /* AMD_CG_SUPPORT_HDP_LS */
957 data = RREG32(SOC15_REG_OFFSET(HDP, 0, mmHDP_MEM_POWER_LS));
958 if (data & HDP_MEM_POWER_LS__LS_ENABLE_MASK)
959 *flags |= AMD_CG_SUPPORT_HDP_LS;
960
961 /* AMD_CG_SUPPORT_DRM_MGCG */
962 data = RREG32(SOC15_REG_OFFSET(MP0, 0, mmMP0_MISC_CGTT_CTRL0));
963 if (!(data & 0x01000000))
964 *flags |= AMD_CG_SUPPORT_DRM_MGCG;
965
966 /* AMD_CG_SUPPORT_DRM_LS */
967 data = RREG32(SOC15_REG_OFFSET(MP0, 0, mmMP0_MISC_LIGHT_SLEEP_CTRL));
968 if (data & 0x1)
969 *flags |= AMD_CG_SUPPORT_DRM_LS;
970
971 /* AMD_CG_SUPPORT_ROM_MGCG */
972 data = RREG32(SOC15_REG_OFFSET(SMUIO, 0, mmCGTT_ROM_CLK_CTRL0));
973 if (!(data & CGTT_ROM_CLK_CTRL0__SOFT_OVERRIDE0_MASK))
974 *flags |= AMD_CG_SUPPORT_ROM_MGCG;
975
976 /* AMD_CG_SUPPORT_DF_MGCG */
977 data = RREG32(SOC15_REG_OFFSET(DF, 0, mmDF_PIE_AON0_DfGlobalClkGater));
978 if (data & DF_MGCG_ENABLE_15_CYCLE_DELAY)
979 *flags |= AMD_CG_SUPPORT_DF_MGCG;
980}
981
982static int soc15_common_set_powergating_state(void *handle,
983 enum amd_powergating_state state)
984{
985 /* todo */
986 return 0;
987}
988
989const struct amd_ip_funcs soc15_common_ip_funcs = {
990 .name = "soc15_common",
991 .early_init = soc15_common_early_init,
992 .late_init = soc15_common_late_init,
993 .sw_init = soc15_common_sw_init,
994 .sw_fini = soc15_common_sw_fini,
995 .hw_init = soc15_common_hw_init,
996 .hw_fini = soc15_common_hw_fini,
997 .suspend = soc15_common_suspend,
998 .resume = soc15_common_resume,
999 .is_idle = soc15_common_is_idle,
1000 .wait_for_idle = soc15_common_wait_for_idle,
1001 .soft_reset = soc15_common_soft_reset,
1002 .set_clockgating_state = soc15_common_set_clockgating_state,
1003 .set_powergating_state = soc15_common_set_powergating_state,
1004 .get_clockgating_state= soc15_common_get_clockgating_state,
1005};
1/*
2 * Copyright 2016 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23#include <linux/firmware.h>
24#include <linux/slab.h>
25#include <linux/module.h>
26#include <linux/pci.h>
27
28#include <drm/amdgpu_drm.h>
29
30#include "amdgpu.h"
31#include "amdgpu_atombios.h"
32#include "amdgpu_ih.h"
33#include "amdgpu_uvd.h"
34#include "amdgpu_vce.h"
35#include "amdgpu_ucode.h"
36#include "amdgpu_psp.h"
37#include "atom.h"
38#include "amd_pcie.h"
39
40#include "uvd/uvd_7_0_offset.h"
41#include "gc/gc_9_0_offset.h"
42#include "gc/gc_9_0_sh_mask.h"
43#include "sdma0/sdma0_4_0_offset.h"
44#include "sdma1/sdma1_4_0_offset.h"
45#include "nbio/nbio_7_0_default.h"
46#include "nbio/nbio_7_0_offset.h"
47#include "nbio/nbio_7_0_sh_mask.h"
48#include "nbio/nbio_7_0_smn.h"
49#include "mp/mp_9_0_offset.h"
50
51#include "soc15.h"
52#include "soc15_common.h"
53#include "gfx_v9_0.h"
54#include "gmc_v9_0.h"
55#include "gfxhub_v1_0.h"
56#include "mmhub_v1_0.h"
57#include "df_v1_7.h"
58#include "df_v3_6.h"
59#include "nbio_v6_1.h"
60#include "nbio_v7_0.h"
61#include "nbio_v7_4.h"
62#include "hdp_v4_0.h"
63#include "vega10_ih.h"
64#include "vega20_ih.h"
65#include "navi10_ih.h"
66#include "sdma_v4_0.h"
67#include "uvd_v7_0.h"
68#include "vce_v4_0.h"
69#include "vcn_v1_0.h"
70#include "vcn_v2_0.h"
71#include "jpeg_v2_0.h"
72#include "vcn_v2_5.h"
73#include "jpeg_v2_5.h"
74#include "smuio_v9_0.h"
75#include "smuio_v11_0.h"
76#include "smuio_v13_0.h"
77#include "amdgpu_vkms.h"
78#include "mxgpu_ai.h"
79#include "amdgpu_ras.h"
80#include "amdgpu_xgmi.h"
81#include <uapi/linux/kfd_ioctl.h>
82
83#define mmMP0_MISC_CGTT_CTRL0 0x01b9
84#define mmMP0_MISC_CGTT_CTRL0_BASE_IDX 0
85#define mmMP0_MISC_LIGHT_SLEEP_CTRL 0x01ba
86#define mmMP0_MISC_LIGHT_SLEEP_CTRL_BASE_IDX 0
87
88static const struct amd_ip_funcs soc15_common_ip_funcs;
89
90/* Vega, Raven, Arcturus */
91static const struct amdgpu_video_codec_info vega_video_codecs_encode_array[] =
92{
93 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC, 4096, 2304, 0)},
94 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 4096, 2304, 0)},
95};
96
97static const struct amdgpu_video_codecs vega_video_codecs_encode =
98{
99 .codec_count = ARRAY_SIZE(vega_video_codecs_encode_array),
100 .codec_array = vega_video_codecs_encode_array,
101};
102
103/* Vega */
104static const struct amdgpu_video_codec_info vega_video_codecs_decode_array[] =
105{
106 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2, 4096, 4096, 3)},
107 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4, 4096, 4096, 5)},
108 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC, 4096, 4096, 52)},
109 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1, 4096, 4096, 4)},
110 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 4096, 4096, 186)},
111 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG, 4096, 4096, 0)},
112};
113
114static const struct amdgpu_video_codecs vega_video_codecs_decode =
115{
116 .codec_count = ARRAY_SIZE(vega_video_codecs_decode_array),
117 .codec_array = vega_video_codecs_decode_array,
118};
119
120/* Raven */
121static const struct amdgpu_video_codec_info rv_video_codecs_decode_array[] =
122{
123 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2, 4096, 4096, 3)},
124 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4, 4096, 4096, 5)},
125 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC, 4096, 4096, 52)},
126 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1, 4096, 4096, 4)},
127 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 4096, 4096, 186)},
128 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG, 4096, 4096, 0)},
129 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VP9, 4096, 4096, 0)},
130};
131
132static const struct amdgpu_video_codecs rv_video_codecs_decode =
133{
134 .codec_count = ARRAY_SIZE(rv_video_codecs_decode_array),
135 .codec_array = rv_video_codecs_decode_array,
136};
137
138/* Renoir, Arcturus */
139static const struct amdgpu_video_codec_info rn_video_codecs_decode_array[] =
140{
141 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2, 4096, 4096, 3)},
142 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4, 4096, 4096, 5)},
143 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC, 4096, 4096, 52)},
144 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1, 4096, 4096, 4)},
145 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC, 8192, 4352, 186)},
146 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG, 4096, 4096, 0)},
147 {codec_info_build(AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VP9, 8192, 4352, 0)},
148};
149
150static const struct amdgpu_video_codecs rn_video_codecs_decode =
151{
152 .codec_count = ARRAY_SIZE(rn_video_codecs_decode_array),
153 .codec_array = rn_video_codecs_decode_array,
154};
155
156static int soc15_query_video_codecs(struct amdgpu_device *adev, bool encode,
157 const struct amdgpu_video_codecs **codecs)
158{
159 if (adev->ip_versions[VCE_HWIP][0]) {
160 switch (adev->ip_versions[VCE_HWIP][0]) {
161 case IP_VERSION(4, 0, 0):
162 case IP_VERSION(4, 1, 0):
163 if (encode)
164 *codecs = &vega_video_codecs_encode;
165 else
166 *codecs = &vega_video_codecs_decode;
167 return 0;
168 default:
169 return -EINVAL;
170 }
171 } else {
172 switch (adev->ip_versions[UVD_HWIP][0]) {
173 case IP_VERSION(1, 0, 0):
174 case IP_VERSION(1, 0, 1):
175 if (encode)
176 *codecs = &vega_video_codecs_encode;
177 else
178 *codecs = &rv_video_codecs_decode;
179 return 0;
180 case IP_VERSION(2, 5, 0):
181 case IP_VERSION(2, 6, 0):
182 case IP_VERSION(2, 2, 0):
183 if (encode)
184 *codecs = &vega_video_codecs_encode;
185 else
186 *codecs = &rn_video_codecs_decode;
187 return 0;
188 default:
189 return -EINVAL;
190 }
191 }
192}
193
194/*
195 * Indirect registers accessor
196 */
197static u32 soc15_pcie_rreg(struct amdgpu_device *adev, u32 reg)
198{
199 unsigned long address, data;
200 address = adev->nbio.funcs->get_pcie_index_offset(adev);
201 data = adev->nbio.funcs->get_pcie_data_offset(adev);
202
203 return amdgpu_device_indirect_rreg(adev, address, data, reg);
204}
205
206static void soc15_pcie_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
207{
208 unsigned long address, data;
209
210 address = adev->nbio.funcs->get_pcie_index_offset(adev);
211 data = adev->nbio.funcs->get_pcie_data_offset(adev);
212
213 amdgpu_device_indirect_wreg(adev, address, data, reg, v);
214}
215
216static u64 soc15_pcie_rreg64(struct amdgpu_device *adev, u32 reg)
217{
218 unsigned long address, data;
219 address = adev->nbio.funcs->get_pcie_index_offset(adev);
220 data = adev->nbio.funcs->get_pcie_data_offset(adev);
221
222 return amdgpu_device_indirect_rreg64(adev, address, data, reg);
223}
224
225static void soc15_pcie_wreg64(struct amdgpu_device *adev, u32 reg, u64 v)
226{
227 unsigned long address, data;
228
229 address = adev->nbio.funcs->get_pcie_index_offset(adev);
230 data = adev->nbio.funcs->get_pcie_data_offset(adev);
231
232 amdgpu_device_indirect_wreg64(adev, address, data, reg, v);
233}
234
235static u32 soc15_uvd_ctx_rreg(struct amdgpu_device *adev, u32 reg)
236{
237 unsigned long flags, address, data;
238 u32 r;
239
240 address = SOC15_REG_OFFSET(UVD, 0, mmUVD_CTX_INDEX);
241 data = SOC15_REG_OFFSET(UVD, 0, mmUVD_CTX_DATA);
242
243 spin_lock_irqsave(&adev->uvd_ctx_idx_lock, flags);
244 WREG32(address, ((reg) & 0x1ff));
245 r = RREG32(data);
246 spin_unlock_irqrestore(&adev->uvd_ctx_idx_lock, flags);
247 return r;
248}
249
250static void soc15_uvd_ctx_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
251{
252 unsigned long flags, address, data;
253
254 address = SOC15_REG_OFFSET(UVD, 0, mmUVD_CTX_INDEX);
255 data = SOC15_REG_OFFSET(UVD, 0, mmUVD_CTX_DATA);
256
257 spin_lock_irqsave(&adev->uvd_ctx_idx_lock, flags);
258 WREG32(address, ((reg) & 0x1ff));
259 WREG32(data, (v));
260 spin_unlock_irqrestore(&adev->uvd_ctx_idx_lock, flags);
261}
262
263static u32 soc15_didt_rreg(struct amdgpu_device *adev, u32 reg)
264{
265 unsigned long flags, address, data;
266 u32 r;
267
268 address = SOC15_REG_OFFSET(GC, 0, mmDIDT_IND_INDEX);
269 data = SOC15_REG_OFFSET(GC, 0, mmDIDT_IND_DATA);
270
271 spin_lock_irqsave(&adev->didt_idx_lock, flags);
272 WREG32(address, (reg));
273 r = RREG32(data);
274 spin_unlock_irqrestore(&adev->didt_idx_lock, flags);
275 return r;
276}
277
278static void soc15_didt_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
279{
280 unsigned long flags, address, data;
281
282 address = SOC15_REG_OFFSET(GC, 0, mmDIDT_IND_INDEX);
283 data = SOC15_REG_OFFSET(GC, 0, mmDIDT_IND_DATA);
284
285 spin_lock_irqsave(&adev->didt_idx_lock, flags);
286 WREG32(address, (reg));
287 WREG32(data, (v));
288 spin_unlock_irqrestore(&adev->didt_idx_lock, flags);
289}
290
291static u32 soc15_gc_cac_rreg(struct amdgpu_device *adev, u32 reg)
292{
293 unsigned long flags;
294 u32 r;
295
296 spin_lock_irqsave(&adev->gc_cac_idx_lock, flags);
297 WREG32_SOC15(GC, 0, mmGC_CAC_IND_INDEX, (reg));
298 r = RREG32_SOC15(GC, 0, mmGC_CAC_IND_DATA);
299 spin_unlock_irqrestore(&adev->gc_cac_idx_lock, flags);
300 return r;
301}
302
303static void soc15_gc_cac_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
304{
305 unsigned long flags;
306
307 spin_lock_irqsave(&adev->gc_cac_idx_lock, flags);
308 WREG32_SOC15(GC, 0, mmGC_CAC_IND_INDEX, (reg));
309 WREG32_SOC15(GC, 0, mmGC_CAC_IND_DATA, (v));
310 spin_unlock_irqrestore(&adev->gc_cac_idx_lock, flags);
311}
312
313static u32 soc15_se_cac_rreg(struct amdgpu_device *adev, u32 reg)
314{
315 unsigned long flags;
316 u32 r;
317
318 spin_lock_irqsave(&adev->se_cac_idx_lock, flags);
319 WREG32_SOC15(GC, 0, mmSE_CAC_IND_INDEX, (reg));
320 r = RREG32_SOC15(GC, 0, mmSE_CAC_IND_DATA);
321 spin_unlock_irqrestore(&adev->se_cac_idx_lock, flags);
322 return r;
323}
324
325static void soc15_se_cac_wreg(struct amdgpu_device *adev, u32 reg, u32 v)
326{
327 unsigned long flags;
328
329 spin_lock_irqsave(&adev->se_cac_idx_lock, flags);
330 WREG32_SOC15(GC, 0, mmSE_CAC_IND_INDEX, (reg));
331 WREG32_SOC15(GC, 0, mmSE_CAC_IND_DATA, (v));
332 spin_unlock_irqrestore(&adev->se_cac_idx_lock, flags);
333}
334
335static u32 soc15_get_config_memsize(struct amdgpu_device *adev)
336{
337 return adev->nbio.funcs->get_memsize(adev);
338}
339
340static u32 soc15_get_xclk(struct amdgpu_device *adev)
341{
342 u32 reference_clock = adev->clock.spll.reference_freq;
343
344 if (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(12, 0, 0) ||
345 adev->ip_versions[MP1_HWIP][0] == IP_VERSION(12, 0, 1))
346 return 10000;
347 if (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(10, 0, 0) ||
348 adev->ip_versions[MP1_HWIP][0] == IP_VERSION(10, 0, 1))
349 return reference_clock / 4;
350
351 return reference_clock;
352}
353
354
355void soc15_grbm_select(struct amdgpu_device *adev,
356 u32 me, u32 pipe, u32 queue, u32 vmid)
357{
358 u32 grbm_gfx_cntl = 0;
359 grbm_gfx_cntl = REG_SET_FIELD(grbm_gfx_cntl, GRBM_GFX_CNTL, PIPEID, pipe);
360 grbm_gfx_cntl = REG_SET_FIELD(grbm_gfx_cntl, GRBM_GFX_CNTL, MEID, me);
361 grbm_gfx_cntl = REG_SET_FIELD(grbm_gfx_cntl, GRBM_GFX_CNTL, VMID, vmid);
362 grbm_gfx_cntl = REG_SET_FIELD(grbm_gfx_cntl, GRBM_GFX_CNTL, QUEUEID, queue);
363
364 WREG32_SOC15_RLC_SHADOW(GC, 0, mmGRBM_GFX_CNTL, grbm_gfx_cntl);
365}
366
367static void soc15_vga_set_state(struct amdgpu_device *adev, bool state)
368{
369 /* todo */
370}
371
372static bool soc15_read_disabled_bios(struct amdgpu_device *adev)
373{
374 /* todo */
375 return false;
376}
377
378static struct soc15_allowed_register_entry soc15_allowed_read_registers[] = {
379 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS)},
380 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS2)},
381 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS_SE0)},
382 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS_SE1)},
383 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS_SE2)},
384 { SOC15_REG_ENTRY(GC, 0, mmGRBM_STATUS_SE3)},
385 { SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_STATUS_REG)},
386 { SOC15_REG_ENTRY(SDMA1, 0, mmSDMA1_STATUS_REG)},
387 { SOC15_REG_ENTRY(GC, 0, mmCP_STAT)},
388 { SOC15_REG_ENTRY(GC, 0, mmCP_STALLED_STAT1)},
389 { SOC15_REG_ENTRY(GC, 0, mmCP_STALLED_STAT2)},
390 { SOC15_REG_ENTRY(GC, 0, mmCP_STALLED_STAT3)},
391 { SOC15_REG_ENTRY(GC, 0, mmCP_CPF_BUSY_STAT)},
392 { SOC15_REG_ENTRY(GC, 0, mmCP_CPF_STALLED_STAT1)},
393 { SOC15_REG_ENTRY(GC, 0, mmCP_CPF_STATUS)},
394 { SOC15_REG_ENTRY(GC, 0, mmCP_CPC_BUSY_STAT)},
395 { SOC15_REG_ENTRY(GC, 0, mmCP_CPC_STALLED_STAT1)},
396 { SOC15_REG_ENTRY(GC, 0, mmCP_CPC_STATUS)},
397 { SOC15_REG_ENTRY(GC, 0, mmGB_ADDR_CONFIG)},
398 { SOC15_REG_ENTRY(GC, 0, mmDB_DEBUG2)},
399};
400
401static uint32_t soc15_read_indexed_register(struct amdgpu_device *adev, u32 se_num,
402 u32 sh_num, u32 reg_offset)
403{
404 uint32_t val;
405
406 mutex_lock(&adev->grbm_idx_mutex);
407 if (se_num != 0xffffffff || sh_num != 0xffffffff)
408 amdgpu_gfx_select_se_sh(adev, se_num, sh_num, 0xffffffff);
409
410 val = RREG32(reg_offset);
411
412 if (se_num != 0xffffffff || sh_num != 0xffffffff)
413 amdgpu_gfx_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff);
414 mutex_unlock(&adev->grbm_idx_mutex);
415 return val;
416}
417
418static uint32_t soc15_get_register_value(struct amdgpu_device *adev,
419 bool indexed, u32 se_num,
420 u32 sh_num, u32 reg_offset)
421{
422 if (indexed) {
423 return soc15_read_indexed_register(adev, se_num, sh_num, reg_offset);
424 } else {
425 if (reg_offset == SOC15_REG_OFFSET(GC, 0, mmGB_ADDR_CONFIG))
426 return adev->gfx.config.gb_addr_config;
427 else if (reg_offset == SOC15_REG_OFFSET(GC, 0, mmDB_DEBUG2))
428 return adev->gfx.config.db_debug2;
429 return RREG32(reg_offset);
430 }
431}
432
433static int soc15_read_register(struct amdgpu_device *adev, u32 se_num,
434 u32 sh_num, u32 reg_offset, u32 *value)
435{
436 uint32_t i;
437 struct soc15_allowed_register_entry *en;
438
439 *value = 0;
440 for (i = 0; i < ARRAY_SIZE(soc15_allowed_read_registers); i++) {
441 en = &soc15_allowed_read_registers[i];
442 if (adev->reg_offset[en->hwip][en->inst] &&
443 reg_offset != (adev->reg_offset[en->hwip][en->inst][en->seg]
444 + en->reg_offset))
445 continue;
446
447 *value = soc15_get_register_value(adev,
448 soc15_allowed_read_registers[i].grbm_indexed,
449 se_num, sh_num, reg_offset);
450 return 0;
451 }
452 return -EINVAL;
453}
454
455
456/**
457 * soc15_program_register_sequence - program an array of registers.
458 *
459 * @adev: amdgpu_device pointer
460 * @regs: pointer to the register array
461 * @array_size: size of the register array
462 *
463 * Programs an array or registers with and and or masks.
464 * This is a helper for setting golden registers.
465 */
466
467void soc15_program_register_sequence(struct amdgpu_device *adev,
468 const struct soc15_reg_golden *regs,
469 const u32 array_size)
470{
471 const struct soc15_reg_golden *entry;
472 u32 tmp, reg;
473 int i;
474
475 for (i = 0; i < array_size; ++i) {
476 entry = ®s[i];
477 reg = adev->reg_offset[entry->hwip][entry->instance][entry->segment] + entry->reg;
478
479 if (entry->and_mask == 0xffffffff) {
480 tmp = entry->or_mask;
481 } else {
482 tmp = (entry->hwip == GC_HWIP) ?
483 RREG32_SOC15_IP(GC, reg) : RREG32(reg);
484
485 tmp &= ~(entry->and_mask);
486 tmp |= (entry->or_mask & entry->and_mask);
487 }
488
489 if (reg == SOC15_REG_OFFSET(GC, 0, mmPA_SC_BINNER_EVENT_CNTL_3) ||
490 reg == SOC15_REG_OFFSET(GC, 0, mmPA_SC_ENHANCE) ||
491 reg == SOC15_REG_OFFSET(GC, 0, mmPA_SC_ENHANCE_1) ||
492 reg == SOC15_REG_OFFSET(GC, 0, mmSH_MEM_CONFIG))
493 WREG32_RLC(reg, tmp);
494 else
495 (entry->hwip == GC_HWIP) ?
496 WREG32_SOC15_IP(GC, reg, tmp) : WREG32(reg, tmp);
497
498 }
499
500}
501
502static int soc15_asic_baco_reset(struct amdgpu_device *adev)
503{
504 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev);
505 int ret = 0;
506
507 /* avoid NBIF got stuck when do RAS recovery in BACO reset */
508 if (ras && adev->ras_enabled)
509 adev->nbio.funcs->enable_doorbell_interrupt(adev, false);
510
511 ret = amdgpu_dpm_baco_reset(adev);
512 if (ret)
513 return ret;
514
515 /* re-enable doorbell interrupt after BACO exit */
516 if (ras && adev->ras_enabled)
517 adev->nbio.funcs->enable_doorbell_interrupt(adev, true);
518
519 return 0;
520}
521
522static enum amd_reset_method
523soc15_asic_reset_method(struct amdgpu_device *adev)
524{
525 bool baco_reset = false;
526 bool connected_to_cpu = false;
527 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev);
528
529 if (adev->gmc.xgmi.supported && adev->gmc.xgmi.connected_to_cpu)
530 connected_to_cpu = true;
531
532 if (amdgpu_reset_method == AMD_RESET_METHOD_MODE1 ||
533 amdgpu_reset_method == AMD_RESET_METHOD_MODE2 ||
534 amdgpu_reset_method == AMD_RESET_METHOD_BACO ||
535 amdgpu_reset_method == AMD_RESET_METHOD_PCI) {
536 /* If connected to cpu, driver only support mode2 */
537 if (connected_to_cpu)
538 return AMD_RESET_METHOD_MODE2;
539 return amdgpu_reset_method;
540 }
541
542 if (amdgpu_reset_method != -1)
543 dev_warn(adev->dev, "Specified reset method:%d isn't supported, using AUTO instead.\n",
544 amdgpu_reset_method);
545
546 switch (adev->ip_versions[MP1_HWIP][0]) {
547 case IP_VERSION(10, 0, 0):
548 case IP_VERSION(10, 0, 1):
549 case IP_VERSION(12, 0, 0):
550 case IP_VERSION(12, 0, 1):
551 return AMD_RESET_METHOD_MODE2;
552 case IP_VERSION(9, 0, 0):
553 case IP_VERSION(11, 0, 2):
554 if (adev->asic_type == CHIP_VEGA20) {
555 if (adev->psp.sos.fw_version >= 0x80067)
556 baco_reset = amdgpu_dpm_is_baco_supported(adev);
557 /*
558 * 1. PMFW version > 0x284300: all cases use baco
559 * 2. PMFW version <= 0x284300: only sGPU w/o RAS use baco
560 */
561 if (ras && adev->ras_enabled &&
562 adev->pm.fw_version <= 0x283400)
563 baco_reset = false;
564 } else {
565 baco_reset = amdgpu_dpm_is_baco_supported(adev);
566 }
567 break;
568 case IP_VERSION(13, 0, 2):
569 /*
570 * 1.connected to cpu: driver issue mode2 reset
571 * 2.discret gpu: driver issue mode1 reset
572 */
573 if (connected_to_cpu)
574 return AMD_RESET_METHOD_MODE2;
575 break;
576 default:
577 break;
578 }
579
580 if (baco_reset)
581 return AMD_RESET_METHOD_BACO;
582 else
583 return AMD_RESET_METHOD_MODE1;
584}
585
586static int soc15_asic_reset(struct amdgpu_device *adev)
587{
588 /* original raven doesn't have full asic reset */
589 if ((adev->apu_flags & AMD_APU_IS_RAVEN) ||
590 (adev->apu_flags & AMD_APU_IS_RAVEN2))
591 return 0;
592
593 switch (soc15_asic_reset_method(adev)) {
594 case AMD_RESET_METHOD_PCI:
595 dev_info(adev->dev, "PCI reset\n");
596 return amdgpu_device_pci_reset(adev);
597 case AMD_RESET_METHOD_BACO:
598 dev_info(adev->dev, "BACO reset\n");
599 return soc15_asic_baco_reset(adev);
600 case AMD_RESET_METHOD_MODE2:
601 dev_info(adev->dev, "MODE2 reset\n");
602 return amdgpu_dpm_mode2_reset(adev);
603 default:
604 dev_info(adev->dev, "MODE1 reset\n");
605 return amdgpu_device_mode1_reset(adev);
606 }
607}
608
609static bool soc15_supports_baco(struct amdgpu_device *adev)
610{
611 switch (adev->ip_versions[MP1_HWIP][0]) {
612 case IP_VERSION(9, 0, 0):
613 case IP_VERSION(11, 0, 2):
614 if (adev->asic_type == CHIP_VEGA20) {
615 if (adev->psp.sos.fw_version >= 0x80067)
616 return amdgpu_dpm_is_baco_supported(adev);
617 return false;
618 } else {
619 return amdgpu_dpm_is_baco_supported(adev);
620 }
621 break;
622 default:
623 return false;
624 }
625}
626
627/*static int soc15_set_uvd_clock(struct amdgpu_device *adev, u32 clock,
628 u32 cntl_reg, u32 status_reg)
629{
630 return 0;
631}*/
632
633static int soc15_set_uvd_clocks(struct amdgpu_device *adev, u32 vclk, u32 dclk)
634{
635 /*int r;
636
637 r = soc15_set_uvd_clock(adev, vclk, ixCG_VCLK_CNTL, ixCG_VCLK_STATUS);
638 if (r)
639 return r;
640
641 r = soc15_set_uvd_clock(adev, dclk, ixCG_DCLK_CNTL, ixCG_DCLK_STATUS);
642 */
643 return 0;
644}
645
646static int soc15_set_vce_clocks(struct amdgpu_device *adev, u32 evclk, u32 ecclk)
647{
648 /* todo */
649
650 return 0;
651}
652
653static void soc15_pcie_gen3_enable(struct amdgpu_device *adev)
654{
655 if (pci_is_root_bus(adev->pdev->bus))
656 return;
657
658 if (amdgpu_pcie_gen2 == 0)
659 return;
660
661 if (adev->flags & AMD_IS_APU)
662 return;
663
664 if (!(adev->pm.pcie_gen_mask & (CAIL_PCIE_LINK_SPEED_SUPPORT_GEN2 |
665 CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3)))
666 return;
667
668 /* todo */
669}
670
671static void soc15_program_aspm(struct amdgpu_device *adev)
672{
673 if (!amdgpu_device_should_use_aspm(adev))
674 return;
675
676 if (!(adev->flags & AMD_IS_APU) &&
677 (adev->nbio.funcs->program_aspm))
678 adev->nbio.funcs->program_aspm(adev);
679}
680
681static void soc15_enable_doorbell_aperture(struct amdgpu_device *adev,
682 bool enable)
683{
684 adev->nbio.funcs->enable_doorbell_aperture(adev, enable);
685 adev->nbio.funcs->enable_doorbell_selfring_aperture(adev, enable);
686}
687
688const struct amdgpu_ip_block_version vega10_common_ip_block =
689{
690 .type = AMD_IP_BLOCK_TYPE_COMMON,
691 .major = 2,
692 .minor = 0,
693 .rev = 0,
694 .funcs = &soc15_common_ip_funcs,
695};
696
697static uint32_t soc15_get_rev_id(struct amdgpu_device *adev)
698{
699 return adev->nbio.funcs->get_rev_id(adev);
700}
701
702static void soc15_reg_base_init(struct amdgpu_device *adev)
703{
704 /* Set IP register base before any HW register access */
705 switch (adev->asic_type) {
706 case CHIP_VEGA10:
707 case CHIP_VEGA12:
708 case CHIP_RAVEN:
709 case CHIP_RENOIR:
710 vega10_reg_base_init(adev);
711 break;
712 case CHIP_VEGA20:
713 vega20_reg_base_init(adev);
714 break;
715 case CHIP_ARCTURUS:
716 arct_reg_base_init(adev);
717 break;
718 case CHIP_ALDEBARAN:
719 aldebaran_reg_base_init(adev);
720 break;
721 default:
722 DRM_ERROR("Unsupported asic type: %d!\n", adev->asic_type);
723 break;
724 }
725}
726
727void soc15_set_virt_ops(struct amdgpu_device *adev)
728{
729 adev->virt.ops = &xgpu_ai_virt_ops;
730
731 /* init soc15 reg base early enough so we can
732 * request request full access for sriov before
733 * set_ip_blocks. */
734 soc15_reg_base_init(adev);
735}
736
737static bool soc15_need_full_reset(struct amdgpu_device *adev)
738{
739 /* change this when we implement soft reset */
740 return true;
741}
742
743static void soc15_get_pcie_usage(struct amdgpu_device *adev, uint64_t *count0,
744 uint64_t *count1)
745{
746 uint32_t perfctr = 0;
747 uint64_t cnt0_of, cnt1_of;
748 int tmp;
749
750 /* This reports 0 on APUs, so return to avoid writing/reading registers
751 * that may or may not be different from their GPU counterparts
752 */
753 if (adev->flags & AMD_IS_APU)
754 return;
755
756 /* Set the 2 events that we wish to watch, defined above */
757 /* Reg 40 is # received msgs */
758 /* Reg 104 is # of posted requests sent */
759 perfctr = REG_SET_FIELD(perfctr, PCIE_PERF_CNTL_TXCLK, EVENT0_SEL, 40);
760 perfctr = REG_SET_FIELD(perfctr, PCIE_PERF_CNTL_TXCLK, EVENT1_SEL, 104);
761
762 /* Write to enable desired perf counters */
763 WREG32_PCIE(smnPCIE_PERF_CNTL_TXCLK, perfctr);
764 /* Zero out and enable the perf counters
765 * Write 0x5:
766 * Bit 0 = Start all counters(1)
767 * Bit 2 = Global counter reset enable(1)
768 */
769 WREG32_PCIE(smnPCIE_PERF_COUNT_CNTL, 0x00000005);
770
771 msleep(1000);
772
773 /* Load the shadow and disable the perf counters
774 * Write 0x2:
775 * Bit 0 = Stop counters(0)
776 * Bit 1 = Load the shadow counters(1)
777 */
778 WREG32_PCIE(smnPCIE_PERF_COUNT_CNTL, 0x00000002);
779
780 /* Read register values to get any >32bit overflow */
781 tmp = RREG32_PCIE(smnPCIE_PERF_CNTL_TXCLK);
782 cnt0_of = REG_GET_FIELD(tmp, PCIE_PERF_CNTL_TXCLK, COUNTER0_UPPER);
783 cnt1_of = REG_GET_FIELD(tmp, PCIE_PERF_CNTL_TXCLK, COUNTER1_UPPER);
784
785 /* Get the values and add the overflow */
786 *count0 = RREG32_PCIE(smnPCIE_PERF_COUNT0_TXCLK) | (cnt0_of << 32);
787 *count1 = RREG32_PCIE(smnPCIE_PERF_COUNT1_TXCLK) | (cnt1_of << 32);
788}
789
790static void vega20_get_pcie_usage(struct amdgpu_device *adev, uint64_t *count0,
791 uint64_t *count1)
792{
793 uint32_t perfctr = 0;
794 uint64_t cnt0_of, cnt1_of;
795 int tmp;
796
797 /* This reports 0 on APUs, so return to avoid writing/reading registers
798 * that may or may not be different from their GPU counterparts
799 */
800 if (adev->flags & AMD_IS_APU)
801 return;
802
803 /* Set the 2 events that we wish to watch, defined above */
804 /* Reg 40 is # received msgs */
805 /* Reg 108 is # of posted requests sent on VG20 */
806 perfctr = REG_SET_FIELD(perfctr, PCIE_PERF_CNTL_TXCLK3,
807 EVENT0_SEL, 40);
808 perfctr = REG_SET_FIELD(perfctr, PCIE_PERF_CNTL_TXCLK3,
809 EVENT1_SEL, 108);
810
811 /* Write to enable desired perf counters */
812 WREG32_PCIE(smnPCIE_PERF_CNTL_TXCLK3, perfctr);
813 /* Zero out and enable the perf counters
814 * Write 0x5:
815 * Bit 0 = Start all counters(1)
816 * Bit 2 = Global counter reset enable(1)
817 */
818 WREG32_PCIE(smnPCIE_PERF_COUNT_CNTL, 0x00000005);
819
820 msleep(1000);
821
822 /* Load the shadow and disable the perf counters
823 * Write 0x2:
824 * Bit 0 = Stop counters(0)
825 * Bit 1 = Load the shadow counters(1)
826 */
827 WREG32_PCIE(smnPCIE_PERF_COUNT_CNTL, 0x00000002);
828
829 /* Read register values to get any >32bit overflow */
830 tmp = RREG32_PCIE(smnPCIE_PERF_CNTL_TXCLK3);
831 cnt0_of = REG_GET_FIELD(tmp, PCIE_PERF_CNTL_TXCLK3, COUNTER0_UPPER);
832 cnt1_of = REG_GET_FIELD(tmp, PCIE_PERF_CNTL_TXCLK3, COUNTER1_UPPER);
833
834 /* Get the values and add the overflow */
835 *count0 = RREG32_PCIE(smnPCIE_PERF_COUNT0_TXCLK3) | (cnt0_of << 32);
836 *count1 = RREG32_PCIE(smnPCIE_PERF_COUNT1_TXCLK3) | (cnt1_of << 32);
837}
838
839static bool soc15_need_reset_on_init(struct amdgpu_device *adev)
840{
841 u32 sol_reg;
842
843 /* CP hangs in IGT reloading test on RN, reset to WA */
844 if (adev->asic_type == CHIP_RENOIR)
845 return true;
846
847 /* Just return false for soc15 GPUs. Reset does not seem to
848 * be necessary.
849 */
850 if (!amdgpu_passthrough(adev))
851 return false;
852
853 if (adev->flags & AMD_IS_APU)
854 return false;
855
856 /* Check sOS sign of life register to confirm sys driver and sOS
857 * are already been loaded.
858 */
859 sol_reg = RREG32_SOC15(MP0, 0, mmMP0_SMN_C2PMSG_81);
860 if (sol_reg)
861 return true;
862
863 return false;
864}
865
866static uint64_t soc15_get_pcie_replay_count(struct amdgpu_device *adev)
867{
868 uint64_t nak_r, nak_g;
869
870 /* Get the number of NAKs received and generated */
871 nak_r = RREG32_PCIE(smnPCIE_RX_NUM_NAK);
872 nak_g = RREG32_PCIE(smnPCIE_RX_NUM_NAK_GENERATED);
873
874 /* Add the total number of NAKs, i.e the number of replays */
875 return (nak_r + nak_g);
876}
877
878static void soc15_pre_asic_init(struct amdgpu_device *adev)
879{
880 gmc_v9_0_restore_registers(adev);
881}
882
883static const struct amdgpu_asic_funcs soc15_asic_funcs =
884{
885 .read_disabled_bios = &soc15_read_disabled_bios,
886 .read_bios_from_rom = &amdgpu_soc15_read_bios_from_rom,
887 .read_register = &soc15_read_register,
888 .reset = &soc15_asic_reset,
889 .reset_method = &soc15_asic_reset_method,
890 .set_vga_state = &soc15_vga_set_state,
891 .get_xclk = &soc15_get_xclk,
892 .set_uvd_clocks = &soc15_set_uvd_clocks,
893 .set_vce_clocks = &soc15_set_vce_clocks,
894 .get_config_memsize = &soc15_get_config_memsize,
895 .need_full_reset = &soc15_need_full_reset,
896 .init_doorbell_index = &vega10_doorbell_index_init,
897 .get_pcie_usage = &soc15_get_pcie_usage,
898 .need_reset_on_init = &soc15_need_reset_on_init,
899 .get_pcie_replay_count = &soc15_get_pcie_replay_count,
900 .supports_baco = &soc15_supports_baco,
901 .pre_asic_init = &soc15_pre_asic_init,
902 .query_video_codecs = &soc15_query_video_codecs,
903};
904
905static const struct amdgpu_asic_funcs vega20_asic_funcs =
906{
907 .read_disabled_bios = &soc15_read_disabled_bios,
908 .read_bios_from_rom = &amdgpu_soc15_read_bios_from_rom,
909 .read_register = &soc15_read_register,
910 .reset = &soc15_asic_reset,
911 .reset_method = &soc15_asic_reset_method,
912 .set_vga_state = &soc15_vga_set_state,
913 .get_xclk = &soc15_get_xclk,
914 .set_uvd_clocks = &soc15_set_uvd_clocks,
915 .set_vce_clocks = &soc15_set_vce_clocks,
916 .get_config_memsize = &soc15_get_config_memsize,
917 .need_full_reset = &soc15_need_full_reset,
918 .init_doorbell_index = &vega20_doorbell_index_init,
919 .get_pcie_usage = &vega20_get_pcie_usage,
920 .need_reset_on_init = &soc15_need_reset_on_init,
921 .get_pcie_replay_count = &soc15_get_pcie_replay_count,
922 .supports_baco = &soc15_supports_baco,
923 .pre_asic_init = &soc15_pre_asic_init,
924 .query_video_codecs = &soc15_query_video_codecs,
925};
926
927static int soc15_common_early_init(void *handle)
928{
929#define MMIO_REG_HOLE_OFFSET (0x80000 - PAGE_SIZE)
930 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
931
932 if (!amdgpu_sriov_vf(adev)) {
933 adev->rmmio_remap.reg_offset = MMIO_REG_HOLE_OFFSET;
934 adev->rmmio_remap.bus_addr = adev->rmmio_base + MMIO_REG_HOLE_OFFSET;
935 }
936 adev->smc_rreg = NULL;
937 adev->smc_wreg = NULL;
938 adev->pcie_rreg = &soc15_pcie_rreg;
939 adev->pcie_wreg = &soc15_pcie_wreg;
940 adev->pcie_rreg64 = &soc15_pcie_rreg64;
941 adev->pcie_wreg64 = &soc15_pcie_wreg64;
942 adev->uvd_ctx_rreg = &soc15_uvd_ctx_rreg;
943 adev->uvd_ctx_wreg = &soc15_uvd_ctx_wreg;
944 adev->didt_rreg = &soc15_didt_rreg;
945 adev->didt_wreg = &soc15_didt_wreg;
946 adev->gc_cac_rreg = &soc15_gc_cac_rreg;
947 adev->gc_cac_wreg = &soc15_gc_cac_wreg;
948 adev->se_cac_rreg = &soc15_se_cac_rreg;
949 adev->se_cac_wreg = &soc15_se_cac_wreg;
950
951 adev->rev_id = soc15_get_rev_id(adev);
952 adev->external_rev_id = 0xFF;
953 /* TODO: split the GC and PG flags based on the relevant IP version for which
954 * they are relevant.
955 */
956 switch (adev->ip_versions[GC_HWIP][0]) {
957 case IP_VERSION(9, 0, 1):
958 adev->asic_funcs = &soc15_asic_funcs;
959 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
960 AMD_CG_SUPPORT_GFX_MGLS |
961 AMD_CG_SUPPORT_GFX_RLC_LS |
962 AMD_CG_SUPPORT_GFX_CP_LS |
963 AMD_CG_SUPPORT_GFX_3D_CGCG |
964 AMD_CG_SUPPORT_GFX_3D_CGLS |
965 AMD_CG_SUPPORT_GFX_CGCG |
966 AMD_CG_SUPPORT_GFX_CGLS |
967 AMD_CG_SUPPORT_BIF_MGCG |
968 AMD_CG_SUPPORT_BIF_LS |
969 AMD_CG_SUPPORT_HDP_LS |
970 AMD_CG_SUPPORT_DRM_MGCG |
971 AMD_CG_SUPPORT_DRM_LS |
972 AMD_CG_SUPPORT_ROM_MGCG |
973 AMD_CG_SUPPORT_DF_MGCG |
974 AMD_CG_SUPPORT_SDMA_MGCG |
975 AMD_CG_SUPPORT_SDMA_LS |
976 AMD_CG_SUPPORT_MC_MGCG |
977 AMD_CG_SUPPORT_MC_LS;
978 adev->pg_flags = 0;
979 adev->external_rev_id = 0x1;
980 break;
981 case IP_VERSION(9, 2, 1):
982 adev->asic_funcs = &soc15_asic_funcs;
983 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
984 AMD_CG_SUPPORT_GFX_MGLS |
985 AMD_CG_SUPPORT_GFX_CGCG |
986 AMD_CG_SUPPORT_GFX_CGLS |
987 AMD_CG_SUPPORT_GFX_3D_CGCG |
988 AMD_CG_SUPPORT_GFX_3D_CGLS |
989 AMD_CG_SUPPORT_GFX_CP_LS |
990 AMD_CG_SUPPORT_MC_LS |
991 AMD_CG_SUPPORT_MC_MGCG |
992 AMD_CG_SUPPORT_SDMA_MGCG |
993 AMD_CG_SUPPORT_SDMA_LS |
994 AMD_CG_SUPPORT_BIF_MGCG |
995 AMD_CG_SUPPORT_BIF_LS |
996 AMD_CG_SUPPORT_HDP_MGCG |
997 AMD_CG_SUPPORT_HDP_LS |
998 AMD_CG_SUPPORT_ROM_MGCG |
999 AMD_CG_SUPPORT_VCE_MGCG |
1000 AMD_CG_SUPPORT_UVD_MGCG;
1001 adev->pg_flags = 0;
1002 adev->external_rev_id = adev->rev_id + 0x14;
1003 break;
1004 case IP_VERSION(9, 4, 0):
1005 adev->asic_funcs = &vega20_asic_funcs;
1006 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1007 AMD_CG_SUPPORT_GFX_MGLS |
1008 AMD_CG_SUPPORT_GFX_CGCG |
1009 AMD_CG_SUPPORT_GFX_CGLS |
1010 AMD_CG_SUPPORT_GFX_3D_CGCG |
1011 AMD_CG_SUPPORT_GFX_3D_CGLS |
1012 AMD_CG_SUPPORT_GFX_CP_LS |
1013 AMD_CG_SUPPORT_MC_LS |
1014 AMD_CG_SUPPORT_MC_MGCG |
1015 AMD_CG_SUPPORT_SDMA_MGCG |
1016 AMD_CG_SUPPORT_SDMA_LS |
1017 AMD_CG_SUPPORT_BIF_MGCG |
1018 AMD_CG_SUPPORT_BIF_LS |
1019 AMD_CG_SUPPORT_HDP_MGCG |
1020 AMD_CG_SUPPORT_HDP_LS |
1021 AMD_CG_SUPPORT_ROM_MGCG |
1022 AMD_CG_SUPPORT_VCE_MGCG |
1023 AMD_CG_SUPPORT_UVD_MGCG;
1024 adev->pg_flags = 0;
1025 adev->external_rev_id = adev->rev_id + 0x28;
1026 break;
1027 case IP_VERSION(9, 1, 0):
1028 case IP_VERSION(9, 2, 2):
1029 adev->asic_funcs = &soc15_asic_funcs;
1030
1031 if (adev->rev_id >= 0x8)
1032 adev->apu_flags |= AMD_APU_IS_RAVEN2;
1033
1034 if (adev->apu_flags & AMD_APU_IS_RAVEN2)
1035 adev->external_rev_id = adev->rev_id + 0x79;
1036 else if (adev->apu_flags & AMD_APU_IS_PICASSO)
1037 adev->external_rev_id = adev->rev_id + 0x41;
1038 else if (adev->rev_id == 1)
1039 adev->external_rev_id = adev->rev_id + 0x20;
1040 else
1041 adev->external_rev_id = adev->rev_id + 0x01;
1042
1043 if (adev->apu_flags & AMD_APU_IS_RAVEN2) {
1044 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1045 AMD_CG_SUPPORT_GFX_MGLS |
1046 AMD_CG_SUPPORT_GFX_CP_LS |
1047 AMD_CG_SUPPORT_GFX_3D_CGCG |
1048 AMD_CG_SUPPORT_GFX_3D_CGLS |
1049 AMD_CG_SUPPORT_GFX_CGCG |
1050 AMD_CG_SUPPORT_GFX_CGLS |
1051 AMD_CG_SUPPORT_BIF_LS |
1052 AMD_CG_SUPPORT_HDP_LS |
1053 AMD_CG_SUPPORT_MC_MGCG |
1054 AMD_CG_SUPPORT_MC_LS |
1055 AMD_CG_SUPPORT_SDMA_MGCG |
1056 AMD_CG_SUPPORT_SDMA_LS |
1057 AMD_CG_SUPPORT_VCN_MGCG;
1058
1059 adev->pg_flags = AMD_PG_SUPPORT_SDMA | AMD_PG_SUPPORT_VCN;
1060 } else if (adev->apu_flags & AMD_APU_IS_PICASSO) {
1061 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1062 AMD_CG_SUPPORT_GFX_MGLS |
1063 AMD_CG_SUPPORT_GFX_CP_LS |
1064 AMD_CG_SUPPORT_GFX_3D_CGLS |
1065 AMD_CG_SUPPORT_GFX_CGCG |
1066 AMD_CG_SUPPORT_GFX_CGLS |
1067 AMD_CG_SUPPORT_BIF_LS |
1068 AMD_CG_SUPPORT_HDP_LS |
1069 AMD_CG_SUPPORT_MC_MGCG |
1070 AMD_CG_SUPPORT_MC_LS |
1071 AMD_CG_SUPPORT_SDMA_MGCG |
1072 AMD_CG_SUPPORT_SDMA_LS |
1073 AMD_CG_SUPPORT_VCN_MGCG;
1074
1075 /*
1076 * MMHUB PG needs to be disabled for Picasso for
1077 * stability reasons.
1078 */
1079 adev->pg_flags = AMD_PG_SUPPORT_SDMA |
1080 AMD_PG_SUPPORT_VCN;
1081 } else {
1082 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1083 AMD_CG_SUPPORT_GFX_MGLS |
1084 AMD_CG_SUPPORT_GFX_RLC_LS |
1085 AMD_CG_SUPPORT_GFX_CP_LS |
1086 AMD_CG_SUPPORT_GFX_3D_CGLS |
1087 AMD_CG_SUPPORT_GFX_CGCG |
1088 AMD_CG_SUPPORT_GFX_CGLS |
1089 AMD_CG_SUPPORT_BIF_MGCG |
1090 AMD_CG_SUPPORT_BIF_LS |
1091 AMD_CG_SUPPORT_HDP_MGCG |
1092 AMD_CG_SUPPORT_HDP_LS |
1093 AMD_CG_SUPPORT_DRM_MGCG |
1094 AMD_CG_SUPPORT_DRM_LS |
1095 AMD_CG_SUPPORT_MC_MGCG |
1096 AMD_CG_SUPPORT_MC_LS |
1097 AMD_CG_SUPPORT_SDMA_MGCG |
1098 AMD_CG_SUPPORT_SDMA_LS |
1099 AMD_CG_SUPPORT_VCN_MGCG;
1100
1101 adev->pg_flags = AMD_PG_SUPPORT_SDMA | AMD_PG_SUPPORT_VCN;
1102 }
1103 break;
1104 case IP_VERSION(9, 4, 1):
1105 adev->asic_funcs = &vega20_asic_funcs;
1106 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1107 AMD_CG_SUPPORT_GFX_MGLS |
1108 AMD_CG_SUPPORT_GFX_CGCG |
1109 AMD_CG_SUPPORT_GFX_CGLS |
1110 AMD_CG_SUPPORT_GFX_CP_LS |
1111 AMD_CG_SUPPORT_HDP_MGCG |
1112 AMD_CG_SUPPORT_HDP_LS |
1113 AMD_CG_SUPPORT_SDMA_MGCG |
1114 AMD_CG_SUPPORT_SDMA_LS |
1115 AMD_CG_SUPPORT_MC_MGCG |
1116 AMD_CG_SUPPORT_MC_LS |
1117 AMD_CG_SUPPORT_IH_CG |
1118 AMD_CG_SUPPORT_VCN_MGCG |
1119 AMD_CG_SUPPORT_JPEG_MGCG;
1120 adev->pg_flags = AMD_PG_SUPPORT_VCN | AMD_PG_SUPPORT_VCN_DPG;
1121 adev->external_rev_id = adev->rev_id + 0x32;
1122 break;
1123 case IP_VERSION(9, 3, 0):
1124 adev->asic_funcs = &soc15_asic_funcs;
1125
1126 if (adev->apu_flags & AMD_APU_IS_RENOIR)
1127 adev->external_rev_id = adev->rev_id + 0x91;
1128 else
1129 adev->external_rev_id = adev->rev_id + 0xa1;
1130 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1131 AMD_CG_SUPPORT_GFX_MGLS |
1132 AMD_CG_SUPPORT_GFX_3D_CGCG |
1133 AMD_CG_SUPPORT_GFX_3D_CGLS |
1134 AMD_CG_SUPPORT_GFX_CGCG |
1135 AMD_CG_SUPPORT_GFX_CGLS |
1136 AMD_CG_SUPPORT_GFX_CP_LS |
1137 AMD_CG_SUPPORT_MC_MGCG |
1138 AMD_CG_SUPPORT_MC_LS |
1139 AMD_CG_SUPPORT_SDMA_MGCG |
1140 AMD_CG_SUPPORT_SDMA_LS |
1141 AMD_CG_SUPPORT_BIF_LS |
1142 AMD_CG_SUPPORT_HDP_LS |
1143 AMD_CG_SUPPORT_VCN_MGCG |
1144 AMD_CG_SUPPORT_JPEG_MGCG |
1145 AMD_CG_SUPPORT_IH_CG |
1146 AMD_CG_SUPPORT_ATHUB_LS |
1147 AMD_CG_SUPPORT_ATHUB_MGCG |
1148 AMD_CG_SUPPORT_DF_MGCG;
1149 adev->pg_flags = AMD_PG_SUPPORT_SDMA |
1150 AMD_PG_SUPPORT_VCN |
1151 AMD_PG_SUPPORT_JPEG |
1152 AMD_PG_SUPPORT_VCN_DPG;
1153 break;
1154 case IP_VERSION(9, 4, 2):
1155 adev->asic_funcs = &vega20_asic_funcs;
1156 adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG |
1157 AMD_CG_SUPPORT_GFX_MGLS |
1158 AMD_CG_SUPPORT_GFX_CP_LS |
1159 AMD_CG_SUPPORT_HDP_LS |
1160 AMD_CG_SUPPORT_SDMA_MGCG |
1161 AMD_CG_SUPPORT_SDMA_LS |
1162 AMD_CG_SUPPORT_IH_CG |
1163 AMD_CG_SUPPORT_VCN_MGCG | AMD_CG_SUPPORT_JPEG_MGCG;
1164 adev->pg_flags = AMD_PG_SUPPORT_VCN_DPG;
1165 adev->external_rev_id = adev->rev_id + 0x3c;
1166 break;
1167 default:
1168 /* FIXME: not supported yet */
1169 return -EINVAL;
1170 }
1171
1172 if (amdgpu_sriov_vf(adev)) {
1173 amdgpu_virt_init_setting(adev);
1174 xgpu_ai_mailbox_set_irq_funcs(adev);
1175 }
1176
1177 return 0;
1178}
1179
1180static int soc15_common_late_init(void *handle)
1181{
1182 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1183
1184 if (amdgpu_sriov_vf(adev))
1185 xgpu_ai_mailbox_get_irq(adev);
1186
1187 return 0;
1188}
1189
1190static int soc15_common_sw_init(void *handle)
1191{
1192 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1193
1194 if (amdgpu_sriov_vf(adev))
1195 xgpu_ai_mailbox_add_irq_id(adev);
1196
1197 if (adev->df.funcs &&
1198 adev->df.funcs->sw_init)
1199 adev->df.funcs->sw_init(adev);
1200
1201 return 0;
1202}
1203
1204static int soc15_common_sw_fini(void *handle)
1205{
1206 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1207
1208 if (adev->df.funcs &&
1209 adev->df.funcs->sw_fini)
1210 adev->df.funcs->sw_fini(adev);
1211 return 0;
1212}
1213
1214static void soc15_sdma_doorbell_range_init(struct amdgpu_device *adev)
1215{
1216 int i;
1217
1218 /* sdma doorbell range is programed by hypervisor */
1219 if (!amdgpu_sriov_vf(adev)) {
1220 for (i = 0; i < adev->sdma.num_instances; i++) {
1221 adev->nbio.funcs->sdma_doorbell_range(adev, i,
1222 true, adev->doorbell_index.sdma_engine[i] << 1,
1223 adev->doorbell_index.sdma_doorbell_range);
1224 }
1225 }
1226}
1227
1228static int soc15_common_hw_init(void *handle)
1229{
1230 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1231
1232 /* enable pcie gen2/3 link */
1233 soc15_pcie_gen3_enable(adev);
1234 /* enable aspm */
1235 soc15_program_aspm(adev);
1236 /* setup nbio registers */
1237 adev->nbio.funcs->init_registers(adev);
1238 /* remap HDP registers to a hole in mmio space,
1239 * for the purpose of expose those registers
1240 * to process space
1241 */
1242 if (adev->nbio.funcs->remap_hdp_registers && !amdgpu_sriov_vf(adev))
1243 adev->nbio.funcs->remap_hdp_registers(adev);
1244
1245 /* enable the doorbell aperture */
1246 soc15_enable_doorbell_aperture(adev, true);
1247 /* HW doorbell routing policy: doorbell writing not
1248 * in SDMA/IH/MM/ACV range will be routed to CP. So
1249 * we need to init SDMA doorbell range prior
1250 * to CP ip block init and ring test. IH already
1251 * happens before CP.
1252 */
1253 soc15_sdma_doorbell_range_init(adev);
1254
1255 return 0;
1256}
1257
1258static int soc15_common_hw_fini(void *handle)
1259{
1260 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1261
1262 /* disable the doorbell aperture */
1263 soc15_enable_doorbell_aperture(adev, false);
1264 if (amdgpu_sriov_vf(adev))
1265 xgpu_ai_mailbox_put_irq(adev);
1266
1267 if (adev->nbio.ras_if &&
1268 amdgpu_ras_is_supported(adev, adev->nbio.ras_if->block)) {
1269 if (adev->nbio.ras &&
1270 adev->nbio.ras->init_ras_controller_interrupt)
1271 amdgpu_irq_put(adev, &adev->nbio.ras_controller_irq, 0);
1272 if (adev->nbio.ras &&
1273 adev->nbio.ras->init_ras_err_event_athub_interrupt)
1274 amdgpu_irq_put(adev, &adev->nbio.ras_err_event_athub_irq, 0);
1275 }
1276
1277 return 0;
1278}
1279
1280static int soc15_common_suspend(void *handle)
1281{
1282 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1283
1284 return soc15_common_hw_fini(adev);
1285}
1286
1287static int soc15_common_resume(void *handle)
1288{
1289 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1290
1291 return soc15_common_hw_init(adev);
1292}
1293
1294static bool soc15_common_is_idle(void *handle)
1295{
1296 return true;
1297}
1298
1299static int soc15_common_wait_for_idle(void *handle)
1300{
1301 return 0;
1302}
1303
1304static int soc15_common_soft_reset(void *handle)
1305{
1306 return 0;
1307}
1308
1309static void soc15_update_drm_clock_gating(struct amdgpu_device *adev, bool enable)
1310{
1311 uint32_t def, data;
1312
1313 def = data = RREG32(SOC15_REG_OFFSET(MP0, 0, mmMP0_MISC_CGTT_CTRL0));
1314
1315 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_DRM_MGCG))
1316 data &= ~(0x01000000 |
1317 0x02000000 |
1318 0x04000000 |
1319 0x08000000 |
1320 0x10000000 |
1321 0x20000000 |
1322 0x40000000 |
1323 0x80000000);
1324 else
1325 data |= (0x01000000 |
1326 0x02000000 |
1327 0x04000000 |
1328 0x08000000 |
1329 0x10000000 |
1330 0x20000000 |
1331 0x40000000 |
1332 0x80000000);
1333
1334 if (def != data)
1335 WREG32(SOC15_REG_OFFSET(MP0, 0, mmMP0_MISC_CGTT_CTRL0), data);
1336}
1337
1338static void soc15_update_drm_light_sleep(struct amdgpu_device *adev, bool enable)
1339{
1340 uint32_t def, data;
1341
1342 def = data = RREG32(SOC15_REG_OFFSET(MP0, 0, mmMP0_MISC_LIGHT_SLEEP_CTRL));
1343
1344 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_DRM_LS))
1345 data |= 1;
1346 else
1347 data &= ~1;
1348
1349 if (def != data)
1350 WREG32(SOC15_REG_OFFSET(MP0, 0, mmMP0_MISC_LIGHT_SLEEP_CTRL), data);
1351}
1352
1353static int soc15_common_set_clockgating_state(void *handle,
1354 enum amd_clockgating_state state)
1355{
1356 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1357
1358 if (amdgpu_sriov_vf(adev))
1359 return 0;
1360
1361 switch (adev->ip_versions[NBIO_HWIP][0]) {
1362 case IP_VERSION(6, 1, 0):
1363 case IP_VERSION(6, 2, 0):
1364 case IP_VERSION(7, 4, 0):
1365 adev->nbio.funcs->update_medium_grain_clock_gating(adev,
1366 state == AMD_CG_STATE_GATE);
1367 adev->nbio.funcs->update_medium_grain_light_sleep(adev,
1368 state == AMD_CG_STATE_GATE);
1369 adev->hdp.funcs->update_clock_gating(adev,
1370 state == AMD_CG_STATE_GATE);
1371 soc15_update_drm_clock_gating(adev,
1372 state == AMD_CG_STATE_GATE);
1373 soc15_update_drm_light_sleep(adev,
1374 state == AMD_CG_STATE_GATE);
1375 adev->smuio.funcs->update_rom_clock_gating(adev,
1376 state == AMD_CG_STATE_GATE);
1377 adev->df.funcs->update_medium_grain_clock_gating(adev,
1378 state == AMD_CG_STATE_GATE);
1379 break;
1380 case IP_VERSION(7, 0, 0):
1381 case IP_VERSION(7, 0, 1):
1382 case IP_VERSION(2, 5, 0):
1383 adev->nbio.funcs->update_medium_grain_clock_gating(adev,
1384 state == AMD_CG_STATE_GATE);
1385 adev->nbio.funcs->update_medium_grain_light_sleep(adev,
1386 state == AMD_CG_STATE_GATE);
1387 adev->hdp.funcs->update_clock_gating(adev,
1388 state == AMD_CG_STATE_GATE);
1389 soc15_update_drm_clock_gating(adev,
1390 state == AMD_CG_STATE_GATE);
1391 soc15_update_drm_light_sleep(adev,
1392 state == AMD_CG_STATE_GATE);
1393 break;
1394 case IP_VERSION(7, 4, 1):
1395 case IP_VERSION(7, 4, 4):
1396 adev->hdp.funcs->update_clock_gating(adev,
1397 state == AMD_CG_STATE_GATE);
1398 break;
1399 default:
1400 break;
1401 }
1402 return 0;
1403}
1404
1405static void soc15_common_get_clockgating_state(void *handle, u64 *flags)
1406{
1407 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1408 int data;
1409
1410 if (amdgpu_sriov_vf(adev))
1411 *flags = 0;
1412
1413 adev->nbio.funcs->get_clockgating_state(adev, flags);
1414
1415 adev->hdp.funcs->get_clock_gating_state(adev, flags);
1416
1417 if (adev->ip_versions[MP0_HWIP][0] != IP_VERSION(13, 0, 2)) {
1418
1419 /* AMD_CG_SUPPORT_DRM_MGCG */
1420 data = RREG32(SOC15_REG_OFFSET(MP0, 0, mmMP0_MISC_CGTT_CTRL0));
1421 if (!(data & 0x01000000))
1422 *flags |= AMD_CG_SUPPORT_DRM_MGCG;
1423
1424 /* AMD_CG_SUPPORT_DRM_LS */
1425 data = RREG32(SOC15_REG_OFFSET(MP0, 0, mmMP0_MISC_LIGHT_SLEEP_CTRL));
1426 if (data & 0x1)
1427 *flags |= AMD_CG_SUPPORT_DRM_LS;
1428 }
1429
1430 /* AMD_CG_SUPPORT_ROM_MGCG */
1431 adev->smuio.funcs->get_clock_gating_state(adev, flags);
1432
1433 adev->df.funcs->get_clockgating_state(adev, flags);
1434}
1435
1436static int soc15_common_set_powergating_state(void *handle,
1437 enum amd_powergating_state state)
1438{
1439 /* todo */
1440 return 0;
1441}
1442
1443static const struct amd_ip_funcs soc15_common_ip_funcs = {
1444 .name = "soc15_common",
1445 .early_init = soc15_common_early_init,
1446 .late_init = soc15_common_late_init,
1447 .sw_init = soc15_common_sw_init,
1448 .sw_fini = soc15_common_sw_fini,
1449 .hw_init = soc15_common_hw_init,
1450 .hw_fini = soc15_common_hw_fini,
1451 .suspend = soc15_common_suspend,
1452 .resume = soc15_common_resume,
1453 .is_idle = soc15_common_is_idle,
1454 .wait_for_idle = soc15_common_wait_for_idle,
1455 .soft_reset = soc15_common_soft_reset,
1456 .set_clockgating_state = soc15_common_set_clockgating_state,
1457 .set_powergating_state = soc15_common_set_powergating_state,
1458 .get_clockgating_state= soc15_common_get_clockgating_state,
1459};